Searched refs:width_in_mb (Results 1 – 2 of 2) sorted by relevance
625 unsigned width_in_mb = width / 16; in amdgpu_uvd_cs_msg_decode() local627 unsigned fs_in_mb = width_in_mb * height_in_mb; in amdgpu_uvd_cs_msg_decode()675 min_dpb_size += width_in_mb * height_in_mb * 32; in amdgpu_uvd_cs_msg_decode()684 min_dpb_size += width_in_mb * height_in_mb * 128; in amdgpu_uvd_cs_msg_decode()687 min_dpb_size += width_in_mb * 64; in amdgpu_uvd_cs_msg_decode()690 min_dpb_size += width_in_mb * 128; in amdgpu_uvd_cs_msg_decode()693 tmp = max(width_in_mb, height_in_mb); in amdgpu_uvd_cs_msg_decode()709 min_dpb_size += width_in_mb * height_in_mb * 64; in amdgpu_uvd_cs_msg_decode()752 width_in_mb * height_in_mb * num_dpb_buffer * 192; in amdgpu_uvd_cs_msg_decode()755 min_dpb_size += width_in_mb * height_in_mb * 32; in amdgpu_uvd_cs_msg_decode()[all …]
364 unsigned width_in_mb = width / 16; in radeon_uvd_cs_msg_decode() local380 min_dpb_size += width_in_mb * height_in_mb * 17 * 192; in radeon_uvd_cs_msg_decode()383 min_dpb_size += width_in_mb * height_in_mb * 32; in radeon_uvd_cs_msg_decode()392 min_dpb_size += width_in_mb * height_in_mb * 128; in radeon_uvd_cs_msg_decode()395 min_dpb_size += width_in_mb * 64; in radeon_uvd_cs_msg_decode()398 min_dpb_size += width_in_mb * 128; in radeon_uvd_cs_msg_decode()401 tmp = max(width_in_mb, height_in_mb); in radeon_uvd_cs_msg_decode()417 min_dpb_size += width_in_mb * height_in_mb * 64; in radeon_uvd_cs_msg_decode()420 min_dpb_size += ALIGN(width_in_mb * height_in_mb * 32, 64); in radeon_uvd_cs_msg_decode()
Completed in 8 milliseconds