Home
last modified time | relevance | path

Searched refs:writel (Results 1 – 25 of 2092) sorted by relevance

12345678910>>...84

/linux/arch/arc/plat-hsdk/
A Dplatform.c232 writel(reg, CREG_AXI_M_HS_CORE_BOOT); in hsdk_init_memory_bridge()
275 writel(0x77777777, CREG_AXI_M_SLV0(M_SDIO)); in hsdk_init_memory_bridge()
276 writel(0x77999999, CREG_AXI_M_SLV1(M_SDIO)); in hsdk_init_memory_bridge()
277 writel(0xFEDCBA98, CREG_AXI_M_OFT0(M_SDIO)); in hsdk_init_memory_bridge()
281 writel(0x77777777, CREG_AXI_M_SLV0(M_GPU)); in hsdk_init_memory_bridge()
282 writel(0x77777777, CREG_AXI_M_SLV1(M_GPU)); in hsdk_init_memory_bridge()
283 writel(0xFEDCBA98, CREG_AXI_M_OFT0(M_GPU)); in hsdk_init_memory_bridge()
284 writel(0x76543210, CREG_AXI_M_OFT1(M_GPU)); in hsdk_init_memory_bridge()
285 writel(UPDATE_VAL, CREG_AXI_M_UPDT(M_GPU)); in hsdk_init_memory_bridge()
301 writel(0x00000000, CREG_PAE); in hsdk_init_memory_bridge()
[all …]
/linux/drivers/gpu/drm/bridge/analogix/
A Danalogix_dp_reg.c247 writel(reg, dp->reg_base + pd_addr); in analogix_dp_set_pll_power_down()
273 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
283 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
293 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
303 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
313 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
332 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
339 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
342 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
345 writel(reg, dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
[all …]
/linux/drivers/video/fbdev/via/
A Daccel.c91 writel(tmp, engine + 0x08); in hw_bitblt_1()
100 writel(tmp, engine + 0x0C); in hw_bitblt_1()
108 writel(tmp, engine + 0x10); in hw_bitblt_1()
124 writel(tmp, engine + 0x30); in hw_bitblt_1()
133 writel(tmp, engine + 0x34); in hw_bitblt_1()
145 writel(tmp, engine + 0x38); in hw_bitblt_1()
158 writel(ge_cmd, engine); in hw_bitblt_1()
226 writel(tmp, engine + 0x08); in hw_bitblt_2()
234 writel(tmp, engine + 0x0C); in hw_bitblt_2()
290 writel(ge_cmd, engine); in hw_bitblt_2()
[all …]
/linux/drivers/net/ethernet/chelsio/cxgb/
A Despi.c65 writel(V_WRITE_DATA(wr_data) | in tricn_write()
71 writel(0, adapter->regs + A_ESPI_GOSTAT); in tricn_write()
111 writel(F_ESPI_RX_CORE_RST | F_ESPI_RX_LNK_RST, in tricn_init()
191 writel(0x1f4, adapter->regs + A_ESPI_SCH_TOKEN0); in espi_setup_for_pm3393()
192 writel(0x1f4, adapter->regs + A_ESPI_SCH_TOKEN1); in espi_setup_for_pm3393()
193 writel(0x1f4, adapter->regs + A_ESPI_SCH_TOKEN2); in espi_setup_for_pm3393()
243 writel(0, adapter->regs + A_ESPI_TRAIN); in t1_espi_init()
246 writel(V_OUT_OF_SYNC_COUNT(4) | in t1_espi_init()
249 writel(nports == 4 ? 0x200040 : 0x1000080, in t1_espi_init()
264 writel(status_enable_extra | F_RXSTATUSENABLE, in t1_espi_init()
[all …]
A Dtp.c32 writel(val, ap->regs + A_TP_IN_CONFIG); in tp_init()
33 writel(F_TP_OUT_CSPI_CPL | in tp_init()
37 writel(V_IP_TTL(64) | in tp_init()
47 writel(F_ENABLE_TX_DROP | F_ENABLE_TX_ERROR | in tp_init()
78 writel(0xffffffff, in t1_tp_intr_enable()
80 writel(tp_intr | FPGA_PCIX_INTERRUPT_TP, in t1_tp_intr_enable()
86 writel(0, tp->adapter->regs + A_TP_INT_ENABLE); in t1_tp_intr_enable()
87 writel(tp_intr | F_PL_INTR_TP, in t1_tp_intr_enable()
100 writel(tp_intr & ~FPGA_PCIX_INTERRUPT_TP, in t1_tp_intr_disable()
106 writel(tp_intr & ~F_PL_INTR_TP, in t1_tp_intr_disable()
[all …]
/linux/drivers/video/fbdev/
A Dwmt_ge_rops.c60 writel(p->var.bits_per_pixel == 32 ? 3 : in wmt_ge_fillrect()
71 writel(pat, regbase + GE_PAT0C_OFF); in wmt_ge_fillrect()
72 writel(1, regbase + GE_COMMAND_OFF); in wmt_ge_fillrect()
74 writel(1, regbase + GE_FIRE_OFF); in wmt_ge_fillrect()
86 writel(p->var.bits_per_pixel > 16 ? 3 : in wmt_ge_copyarea()
92 writel(area->sx, regbase + GE_SRCAREAX_OFF); in wmt_ge_copyarea()
93 writel(area->sy, regbase + GE_SRCAREAY_OFF); in wmt_ge_copyarea()
105 writel(0xcc, regbase + GE_ROPCODE_OFF); in wmt_ge_copyarea()
106 writel(1, regbase + GE_COMMAND_OFF); in wmt_ge_copyarea()
107 writel(1, regbase + GE_FIRE_OFF); in wmt_ge_copyarea()
[all …]
A Dw100fb.c129 writel(param, remapped_regs + regs); in w100fb_reg_write()
303 writel(par->xres, remapped_regs + mmDST_PITCH); in w100_init_graphic_engine()
305 writel(par->xres, remapped_regs + mmSRC_PITCH); in w100_init_graphic_engine()
308 writel(0, remapped_regs + mmSC_TOP_LEFT); in w100_init_graphic_engine()
352 writel(dp_mix.val, remapped_regs + mmDP_MIX); in w100_init_graphic_engine()
857 writel(value, remapped_regs + mmGPIO_DATA); in w100fb_gpio_write()
859 writel(value, remapped_regs + mmGPIO_DATA2); in w100fb_gpio_write()
885 writel(0x31, remapped_regs + mmSCRATCH_UMSK); in w100_hw_init()
888 writel(0x30, remapped_regs + mmSCRATCH_UMSK); in w100_hw_init()
1542 writel(val, remapped_regs + mmMEM_EXT_CNTL); in w100_suspend()
[all …]
/linux/drivers/media/platform/s5p-jpeg/
A Djpeg-hw-exynos3250.c23 writel(1, regs + EXYNOS3250_SW_RESET); in exynos3250_jpeg_reset()
35 writel(1, regs + EXYNOS3250_JPGDRI); in exynos3250_jpeg_reset()
41 writel(0, regs + EXYNOS3250_JPGDRI); in exynos3250_jpeg_reset()
222 writel(reg, regs + EXYNOS3250_JPGY); in exynos3250_jpeg_set_y()
230 writel(reg, regs + EXYNOS3250_JPGX); in exynos3250_jpeg_set_x()
393 writel(EXYNOS3250_JPEG_ENC_COEF1, in exynos3250_jpeg_coef()
395 writel(EXYNOS3250_JPEG_ENC_COEF2, in exynos3250_jpeg_coef()
397 writel(EXYNOS3250_JPEG_ENC_COEF3, in exynos3250_jpeg_coef()
400 writel(EXYNOS3250_JPEG_DEC_COEF1, in exynos3250_jpeg_coef()
402 writel(EXYNOS3250_JPEG_DEC_COEF2, in exynos3250_jpeg_coef()
[all …]
A Djpeg-hw-exynos4.c39 writel((reg & EXYNOS4_ENC_DEC_MODE_MASK) | in exynos4_jpeg_set_enc_dec_mode()
43 writel((reg & EXYNOS4_ENC_DEC_MODE_MASK) | in exynos4_jpeg_set_enc_dec_mode()
47 writel(reg & EXYNOS4_ENC_DEC_MODE_MASK, in exynos4_jpeg_set_enc_dec_mode()
133 writel(reg, base + EXYNOS4_IMG_FMT_REG); in __exynos4_jpeg_set_img_fmt()
166 writel(reg, base + EXYNOS4_IMG_FMT_REG); in __exynos4_jpeg_set_enc_out_fmt()
200 writel(reg | EXYNOS4_HUF_TBL_EN, in exynos4_jpeg_set_huf_table_enable()
203 writel(reg & ~EXYNOS4_HUF_TBL_EN, in exynos4_jpeg_set_huf_table_enable()
252 writel(reg, base + EXYNOS4_TBL_SEL_REG); in exynos4_jpeg_set_encode_tbl_select()
262 writel(reg, base + EXYNOS4_TBL_SEL_REG); in exynos4_jpeg_set_dec_components()
272 writel(reg, base + EXYNOS4_TBL_SEL_REG); in exynos4_jpeg_select_dec_q_tbl()
[all …]
A Djpeg-hw-s5p.c21 writel(1, regs + S5P_JPG_SW_RESET); in s5p_jpeg_reset()
48 writel(reg, regs + S5P_JPGCMOD); in s5p_jpeg_input_raw_mode()
63 writel(reg, regs + S5P_JPGMOD); in s5p_jpeg_proc_mode()
78 writel(reg, regs + S5P_JPGMOD); in s5p_jpeg_subsampling_mode()
93 writel(reg, regs + S5P_JPGDRI_U); in s5p_jpeg_dri()
98 writel(reg, regs + S5P_JPGDRI_L); in s5p_jpeg_dri()
140 writel(reg, regs + S5P_JPGY_U); in s5p_jpeg_y()
145 writel(reg, regs + S5P_JPGY_L); in s5p_jpeg_y()
155 writel(reg, regs + S5P_JPGX_U); in s5p_jpeg_x()
160 writel(reg, regs + S5P_JPGX_L); in s5p_jpeg_x()
[all …]
/linux/drivers/ata/
A Dahci_qoriq.c138 writel(px_cmd, port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
142 writel(px_is, port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
180 writel(SATA_ECC_DISABLE, qpriv->ecc_addr); in ahci_qoriq_phy_init()
182 writel(LS1021A_PORT_PHY2, reg_base + PORT_PHY2); in ahci_qoriq_phy_init()
183 writel(LS1021A_PORT_PHY3, reg_base + PORT_PHY3); in ahci_qoriq_phy_init()
184 writel(LS1021A_PORT_PHY4, reg_base + PORT_PHY4); in ahci_qoriq_phy_init()
185 writel(LS1021A_PORT_PHY5, reg_base + PORT_PHY5); in ahci_qoriq_phy_init()
188 writel(AHCI_PORT_AXICC_CFG, in ahci_qoriq_phy_init()
196 writel(readl(qpriv->ecc_addr) | in ahci_qoriq_phy_init()
220 writel(readl(qpriv->ecc_addr) | in ahci_qoriq_phy_init()
[all …]
/linux/drivers/scsi/bfa/
A Dbfa_ioc_ct.c66 writel(1, ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_lock()
69 writel(0, ioc->ioc_regs.ioc_fail_sync); in bfa_ioc_ct_firmware_lock()
137 writel(~0U, ioc->ioc_regs.err_set); in bfa_ioc_ct_notify_fail()
364 writel(r32, rb + FNC_PERS_REG); in bfa_ioc_ct_isr_mode_set()
569 writel(r32 & __MSIX_VT_OFST_, in bfa_ioc_ct2_poweron()
597 writel(0, (rb + OP_MODE)); in bfa_ioc_ct_pll_init()
633 writel(r32, (rb + PSS_CTL_REG)); in bfa_ioc_ct_pll_init()
643 writel(0, (rb + MBIST_CTL_REG)); in bfa_ioc_ct_pll_init()
739 writel(r32, (rb + PSS_CTL_REG)); in bfa_ioc_ct2_mem_init()
744 writel(0, (rb + CT2_MBIST_CTL_REG)); in bfa_ioc_ct2_mem_init()
[all …]
A Dbfa_ioc_cb.c114 writel(~0U, ioc->ioc_regs.err_set); in bfa_ioc_cb_notify_fail()
248 writel(1, ioc->ioc_regs.ioc_sem_reg); in bfa_ioc_cb_ownership_reset()
375 writel(0xffffffffU, (rb + HOSTFN0_INT_MSK)); in bfa_ioc_cb_pll_init()
376 writel(0xffffffffU, (rb + HOSTFN1_INT_MSK)); in bfa_ioc_cb_pll_init()
377 writel(0xffffffffU, (rb + HOSTFN0_INT_STATUS)); in bfa_ioc_cb_pll_init()
378 writel(0xffffffffU, (rb + HOSTFN1_INT_STATUS)); in bfa_ioc_cb_pll_init()
379 writel(0xffffffffU, (rb + HOSTFN0_INT_MSK)); in bfa_ioc_cb_pll_init()
380 writel(0xffffffffU, (rb + HOSTFN1_INT_MSK)); in bfa_ioc_cb_pll_init()
395 writel(0xffffffffU, (rb + HOSTFN0_INT_STATUS)); in bfa_ioc_cb_pll_init()
397 writel(pll_sclk, (rb + APP_PLL_SCLK_CTL_REG)); in bfa_ioc_cb_pll_init()
[all …]
/linux/drivers/net/ethernet/brocade/bna/
A Dbfa_ioc_ct.c452 writel(r32 & __MSIX_VT_OFST_, in bfa_nw_ioc_ct2_poweron()
616 writel(0, (rb + OP_MODE)); in bfa_ioc_ct_pll_init()
617 writel(__APP_EMS_CMLCKSEL | in bfa_ioc_ct_pll_init()
623 writel(__APP_EMS_REFCKBUFEN1, in bfa_ioc_ct_pll_init()
634 writel(pll_sclk | in bfa_ioc_ct_pll_init()
637 writel(pll_fclk | in bfa_ioc_ct_pll_init()
640 writel(pll_sclk | in bfa_ioc_ct_pll_init()
643 writel(pll_fclk | in bfa_ioc_ct_pll_init()
650 writel(pll_sclk | in bfa_ioc_ct_pll_init()
653 writel(pll_fclk | in bfa_ioc_ct_pll_init()
[all …]
/linux/drivers/media/platform/s5p-mfc/
A Ds5p_mfc_opr_v6.c35 #undef writel
36 #define writel(v, r) \ macro
537 writel(ctx->img_width, in s5p_mfc_set_dec_frame_buffer_v6()
539 writel(ctx->img_width, in s5p_mfc_set_dec_frame_buffer_v6()
861 writel(p->rc_bitrate, in s5p_mfc_set_enc_params()
869 writel(1, mfc_regs->e_rc_mode); in s5p_mfc_set_enc_params()
871 writel(2, mfc_regs->e_rc_mode); in s5p_mfc_set_enc_params()
996 writel(ctx->img_height >> 1, in s5p_mfc_set_enc_params_h264()
999 writel(ctx->img_height >> 1, in s5p_mfc_set_enc_params_h264()
1171 writel(p_h264->fmo_chg_rate, in s5p_mfc_set_enc_params_h264()
[all …]
/linux/drivers/net/hippi/
A Drrunner.c304 writel(0, &regs->Timer); in rr_reset()
358 writel(0, &regs->Event); in rr_reset()
360 writel(0, &regs->TxPi); in rr_reset()
361 writel(0, &regs->IpRxPi); in rr_reset()
363 writel(0, &regs->EvtCon); in rr_reset()
364 writel(0, &regs->EvtPrd); in rr_reset()
408 writel(0, &regs->ExtIo); in rr_read_eeprom()
424 writel(io, &regs->ExtIo); in rr_read_eeprom()
460 writel(0, &regs->ExtIo); in write_eeprom()
496 writel(io, &regs->ExtIo); in write_eeprom()
[all …]
/linux/arch/m68k/coldfire/
A Dm53xx.c317 writel(0x77777777, MCF_SCM_MPR); in scm_init()
321 writel(0, MCF_SCM_PACRA); in scm_init()
322 writel(0, MCF_SCM_PACRB); in scm_init()
323 writel(0, MCF_SCM_PACRC); in scm_init()
324 writel(0, MCF_SCM_PACRD); in scm_init()
325 writel(0, MCF_SCM_PACRE); in scm_init()
326 writel(0, MCF_SCM_PACRF); in scm_init()
348 writel(MCF_FBCS_CSCR_PS_16 | in fbcs_init()
357 writel(MCF_FBCS_CSCR_PS_16 | in fbcs_init()
401 writel(MCF_SDRAMC_SDCR_MODE_EN | in sdramc_init()
[all …]
/linux/sound/soc/ux500/
A Dux500_msp_i2s.c298 writel(mcfg->tx_channel_0_enable, in configure_multichannel()
300 writel(mcfg->tx_channel_1_enable, in configure_multichannel()
302 writel(mcfg->tx_channel_2_enable, in configure_multichannel()
304 writel(mcfg->tx_channel_3_enable, in configure_multichannel()
319 writel(mcfg->rx_channel_0_enable, in configure_multichannel()
321 writel(mcfg->rx_channel_1_enable, in configure_multichannel()
335 writel(reg_val_MCR | in configure_multichannel()
339 writel(mcfg->comparison_mask, in configure_multichannel()
341 writel(mcfg->comparison_value, in configure_multichannel()
510 writel(reg_val_IMSC & in disable_msp_rx()
[all …]
/linux/drivers/video/fbdev/geode/
A Ddisplay_gx1.c93 writel(tcfg, par->dc_regs + DC_TIMING_CFG); in gx1_set_mode()
100 writel(gcfg, par->dc_regs + DC_GENERAL_CFG); in gx1_set_mode()
131 writel(0, par->dc_regs + DC_FB_ST_OFFSET); in gx1_set_mode()
162 writel(val, par->dc_regs + DC_H_TIMING_1); in gx1_set_mode()
164 writel(val, par->dc_regs + DC_H_TIMING_2); in gx1_set_mode()
166 writel(val, par->dc_regs + DC_H_TIMING_3); in gx1_set_mode()
169 writel(val, par->dc_regs + DC_V_TIMING_1); in gx1_set_mode()
171 writel(val, par->dc_regs + DC_V_TIMING_2); in gx1_set_mode()
173 writel(val, par->dc_regs + DC_V_TIMING_3); in gx1_set_mode()
186 writel(0, par->dc_regs + DC_UNLOCK); in gx1_set_mode()
[all …]
/linux/drivers/phy/rockchip/
A Dphy-rockchip-typec.c465 writel(0x830, tcphy->base + PMA_CMN_CTRL1); in tcphy_cfg_24m()
488 writel(usb3_pll_cfg[i].value, in tcphy_cfg_usb3_pll()
536 writel(0x98, tcphy->base + TX_PSC_A2(lane)); in tcphy_dp_cfg_lane()
537 writel(0x98, tcphy->base + TX_PSC_A3(lane)); in tcphy_dp_cfg_lane()
620 writel(val, tcphy->base + TX_DIG_CTRL_REG_2); in tcphy_dp_aux_calibration()
633 writel(0, tcphy->base + PHY_DP_TX_CTL); in tcphy_dp_aux_calibration()
642 writel(0, tcphy->base + TX_ANA_CTRL_REG_3); in tcphy_dp_aux_calibration()
650 writel(0, tcphy->base + TX_ANA_CTRL_REG_5); in tcphy_dp_aux_calibration()
700 writel(0, tcphy->base + TX_ANA_CTRL_REG_4); in tcphy_dp_aux_calibration()
706 writel(0, tcphy->base + TXDA_CYA_AUXDA_CYA); in tcphy_dp_aux_calibration()
[all …]
/linux/drivers/input/touchscreen/
A Dmxs-lradc-ts.c116 writel(LRADC_CH_ACCUMULATE | in mxs_lradc_setup_ts_channel()
124 writel(LRADC_CH_VALUE_MASK, in mxs_lradc_setup_ts_channel()
182 writel(LRADC_CH_VALUE_MASK, in mxs_lradc_setup_ts_pressure()
184 writel(LRADC_CH_VALUE_MASK, in mxs_lradc_setup_ts_pressure()
282 writel(info[lradc->soc].mask, in mxs_lradc_setup_touch_detection()
284 writel(info[lradc->soc].bit, in mxs_lradc_setup_touch_detection()
304 writel(info[lradc->soc].mask, in mxs_lradc_prepare_x_pos()
330 writel(info[lradc->soc].mask, in mxs_lradc_prepare_y_pos()
356 writel(info[lradc->soc].mask, in mxs_lradc_prepare_pressure()
515 writel(reg & clr_irq, in mxs_lradc_ts_handle_irq()
[all …]
/linux/drivers/net/ethernet/stmicro/stmmac/
A Ddwxgmac2_dma.c16 writel(value | XGMAC_SWR, ioaddr + XGMAC_DMA_MODE); in dwxgmac2_dma_reset()
33 writel(value, ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_init()
44 writel(value, ioaddr + XGMAC_DMA_CH_CONTROL(chan)); in dwxgmac2_dma_init_chan()
129 writel(value, ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_axi()
130 writel(XGMAC_TDPS, ioaddr + XGMAC_TX_EDMA_CTRL); in dwxgmac2_dma_axi()
131 writel(XGMAC_RDPS, ioaddr + XGMAC_RX_EDMA_CTRL); in dwxgmac2_dma_axi()
261 writel(value, ioaddr + XGMAC_DMA_CH_INT_EN(chan)); in dwxgmac2_enable_dma_irq()
287 writel(value, ioaddr + XGMAC_TX_CONFIG); in dwxgmac2_dma_start_tx()
300 writel(value, ioaddr + XGMAC_TX_CONFIG); in dwxgmac2_dma_stop_tx()
313 writel(value, ioaddr + XGMAC_RX_CONFIG); in dwxgmac2_dma_start_rx()
[all …]
/linux/drivers/gpu/drm/meson/
A Dmeson_viu.c87 writel(m[2] & 0xfff, in meson_viu_set_g12a_osd1_matrix()
97 writel((m[11] & 0x1fff) << 16, in meson_viu_set_g12a_osd1_matrix()
102 writel(m[20] & 0xfff, in meson_viu_set_g12a_osd1_matrix()
117 writel(m[2] & 0xfff, in meson_viu_set_osd_matrix()
138 writel(m[17] & 0x1fff, priv->io_base + in meson_viu_set_osd_matrix()
146 writel(m[20] & 0xfff, in meson_viu_set_osd_matrix()
164 writel(((m[i * 2] & 0x1fff) << 16) | in meson_viu_set_osd_matrix()
200 writel(0, priv->io_base + _REG(addr_port)); in meson_viu_set_osd_lut()
217 writel(b_map[OSD_OETF_LUT_SIZE - 1], in meson_viu_set_osd_lut()
227 writel(0, priv->io_base + _REG(addr_port)); in meson_viu_set_osd_lut()
[all …]
/linux/arch/arm/plat-orion/
A Dpcie.c89 writel(stat, base + PCIE_STAT_OFF); in orion_pcie_set_local_bus_nr()
105 writel(reg, base + PCIE_DEBUG_CTRL); in orion_pcie_reset()
115 writel(reg, base + PCIE_DEBUG_CTRL); in orion_pcie_reset()
136 writel(0, base + PCIE_BAR_LO_OFF(i)); in orion_pcie_setup_wins()
146 writel(0, base + PCIE_WIN5_CTRL_OFF); in orion_pcie_setup_wins()
147 writel(0, base + PCIE_WIN5_BASE_OFF); in orion_pcie_setup_wins()
177 writel(0, base + PCIE_BAR_HI_OFF(1)); in orion_pcie_setup_wins()
205 writel(mask, base + PCIE_MASK_OFF); in orion_pcie_setup()
211 writel(PCIE_CONF_BUS(bus->number) | in orion_pcie_rd_conf()
230 writel(PCIE_CONF_BUS(bus->number) | in orion_pcie_rd_conf_tlp()
[all …]
/linux/drivers/net/ethernet/samsung/sxgbe/
A Dsxgbe_dma.c66 writel(upper_32_bits(dma_tx), in sxgbe_dma_channel_init()
68 writel(lower_32_bits(dma_tx), in sxgbe_dma_channel_init()
71 writel(upper_32_bits(dma_rx), in sxgbe_dma_channel_init()
73 writel(lower_32_bits(dma_rx), in sxgbe_dma_channel_init()
81 writel(lower_32_bits(dma_addr), in sxgbe_dma_channel_init()
85 writel(lower_32_bits(dma_addr), in sxgbe_dma_channel_init()
92 writel(SXGBE_DMA_ENA_INT, in sxgbe_dma_channel_init()
108 writel(SXGBE_DMA_ENA_INT, in sxgbe_enable_dma_irq()
126 writel(tx_ctl_reg, in sxgbe_dma_start_tx()
169 writel(rx_ctl_reg, in sxgbe_dma_start_rx()
[all …]

Completed in 82 milliseconds

12345678910>>...84