Searched refs:CFG_TZDRAM_START (Results 1 – 25 of 44) sorted by relevance
12
/optee_os/core/arch/arm/plat-mediatek/ |
A D | conf.mk | 27 CFG_TZDRAM_START ?= 0xbe000000 38 CFG_TZDRAM_START ?= 0x43200000 40 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) + $(CFG_TZDRAM_SIZE)) 47 CFG_TZDRAM_START ?= 0x4fd00000 49 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) + $(CFG_TZDRAM_SIZE)) 58 CFG_TZDRAM_START ?= 0x4fd00000 60 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) + $(CFG_TZDRAM_SIZE))
|
/optee_os/core/arch/arm/include/mm/ |
A D | generic_ram_layout.h | 141 #ifdef CFG_TZDRAM_START 143 #define TZDRAM_BASE CFG_TZDRAM_START 146 #define TZSRAM_BASE CFG_TZDRAM_START 150 #define TZDRAM_SIZE (CFG_TZDRAM_START + (CFG_TZDRAM_SIZE - \ 186 #define TEE_SDP_TEST_MEM_BASE (CFG_TZDRAM_START + (CFG_TZDRAM_SIZE - \
|
/optee_os/core/arch/arm/plat-vexpress/ |
A D | conf.mk | 63 CFG_TZDRAM_START ?= 0x06281000 66 CFG_TZDRAM_START ?= 0x06000000 78 CFG_TZDRAM_START ?= 0xff000000 91 CFG_TZDRAM_START ?= 0x0e100000 118 CFG_TZDRAM_START ?= 0x0e100000
|
/optee_os/core/arch/arm/plat-marvell/ |
A D | conf.mk | 6 $(call force,CFG_TZDRAM_START,0x04400000) 20 $(call force,CFG_TZDRAM_START,0x04400000) 36 $(call force,CFG_TZDRAM_START,0x00001000) 55 $(call force,CFG_TZDRAM_START,0x00001000) 74 $(call force,CFG_TZDRAM_START,0x00001000)
|
/optee_os/core/arch/arm/plat-totalcompute/ |
A D | conf.mk | 33 CFG_TZDRAM_START ?= 0xfd000000 36 CFG_TZDRAM_START ?= 0xfd281000 39 CFG_TZDRAM_START ?= 0xff000000
|
/optee_os/core/arch/arm/plat-rockchip/ |
A D | conf.mk | 17 CFG_TZDRAM_START ?= 0x68400000 34 CFG_TZDRAM_START ?= 0x30000000 50 CFG_TZDRAM_START ?= 0x30000000
|
A D | platform.c | 39 ret = platform_secure_ddr_region(1, CFG_TZDRAM_START, CFG_TZDRAM_SIZE); in platform_init()
|
/optee_os/core/arch/arm/plat-k3/ |
A D | conf.mk | 7 CFG_TZDRAM_START ?= 0x9e800000 9 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) + $(CFG_TZDRAM_SIZE))
|
/optee_os/core/arch/arm/plat-stm/ |
A D | conf.mk | 41 CFG_TZDRAM_START ?= ($(CFG_DDR_TEETZ_RESERVED_START)) 45 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) + $(CFG_TZDRAM_SIZE))
|
/optee_os/core/arch/arm/plat-bcm/ |
A D | conf.mk | 13 CFG_TZDRAM_START ?= 0x8e000000 15 CFG_SHMEM_START ?= ($(CFG_TZDRAM_START) - $(CFG_SHMEM_SIZE))
|
/optee_os/core/arch/arm/plat-sunxi/ |
A D | conf.mk | 23 CFG_TZDRAM_START ?= 0x5c000000 34 CFG_TZDRAM_START ?= 0x40000000
|
/optee_os/core/arch/arm/plat-aspeed/ |
A D | platform_ast2600.c | 117 CFG_TZDRAM_START + CFG_TZDRAM_SIZE - 1); in plat_primary_init_early() 119 CFG_TZDRAM_START | BIT(0)); in plat_primary_init_early()
|
A D | conf.mk | 17 CFG_TZDRAM_START ?= 0x88000000
|
/optee_os/core/arch/arm/plat-rcar/ |
A D | link.mk | 3 SRECFLAGS ?= --srec-forceS3 --adjust-vma=$(CFG_TZDRAM_START)
|
A D | conf.mk | 14 CFG_TZDRAM_START ?= 0x44100000
|
/optee_os/core/arch/arm/plat-uniphier/ |
A D | platform_config.h | 52 #define CFG_TEE_LOAD_ADDR CFG_TZDRAM_START
|
/optee_os/core/arch/arm/plat-amlogic/ |
A D | conf.mk | 7 CFG_TZDRAM_START ?= 0x05300000
|
/optee_os/core/arch/arm/plat-synquacer/ |
A D | conf.mk | 10 CFG_TZDRAM_START ?= 0xfc000000
|
/optee_os/core/arch/arm/plat-stm32mp1/ |
A D | conf.mk | 46 CFG_TZDRAM_START ?= 0xde000000 55 CFG_TZDRAM_START ?= 0xfe000000
|
/optee_os/core/arch/arm/plat-imx/drivers/ |
A D | tzc380.c | 48 region = tzc_auto_configure(CFG_TZDRAM_START, CFG_TZDRAM_SIZE, in imx_configure_tzasc()
|
/optee_os/core/arch/arm/plat-d02/ |
A D | conf.mk | 31 CFG_TZDRAM_START ?= 0x50400000
|
/optee_os/core/arch/arm/plat-hisilicon/ |
A D | conf.mk | 54 CFG_TZDRAM_START ?= 0x32600000
|
/optee_os/core/arch/arm/plat-rzn1/ |
A D | conf.mk | 19 CFG_TZDRAM_START ?= 0x88000000
|
/optee_os/core/arch/arm/plat-rpi3/ |
A D | conf.mk | 7 CFG_TZDRAM_START ?= 0x10100000
|
/optee_os/core/arch/arm/plat-rzg/ |
A D | conf.mk | 36 CFG_TZDRAM_START ?= 0x44100000
|
Completed in 12 milliseconds
12