Home
last modified time | relevance | path

Searched refs:PLL3_Q (Results 1 – 5 of 5) sorted by relevance

/optee_os/core/include/dt-bindings/clock/
A Dstm32mp1-clks.h196 #define PLL3_Q 187 macro
/optee_os/core/arch/arm/dts/
A Dstm32mp15xx-dkx.dtsi367 clocks = <&rcc SPI2>, <&rcc SPI2_K>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
433 clocks = <&rcc SAI2>, <&rcc PLL3_Q>, <&rcc PLL3_R>;
/optee_os/core/drivers/clk/
A Dclk-stm32mp15.c125 [_PLL3_Q] = PLL3_Q,
414 PLL1_P, PLL1_Q, PLL1_R, PLL2_P, PLL2_Q, PLL2_R, PLL3_P, PLL3_Q, PLL3_R,
1410 CLOCK_NAME(PLL3_Q, "pll3q"),
/optee_os/core/arch/arm/plat-stm32mp1/
A Dshared_resources.c491 (PLL1_P + 7) == PLL3_Q && in stm32mp_nsec_can_access_clock()
A Dscmi_server.c121 CLOCK_CELL(CK_SCMI1_PLL3_Q, PLL3_Q, "pll3_q", true),

Completed in 12 milliseconds