Home
last modified time | relevance | path

Searched refs:_DIV_R (Results 1 – 1 of 1) sorted by relevance

/optee_os/core/drivers/clk/
A Dclk-stm32mp15.c183 _DIV_R, enumerator
490 [_DIV_R] = RCC_PLLNCFGR2_DIVR_SHIFT,
898 clock = stm32mp1_read_pll_freq(_PLL1, _DIV_R); in get_clock_rate()
907 clock = stm32mp1_read_pll_freq(_PLL2, _DIV_R); in get_clock_rate()
916 clock = stm32mp1_read_pll_freq(_PLL3, _DIV_R); in get_clock_rate()
925 clock = stm32mp1_read_pll_freq(_PLL4, _DIV_R); in get_clock_rate()

Completed in 5 milliseconds