Home
last modified time | relevance | path

Searched refs:pl310_base (Results 1 – 9 of 9) sorted by relevance

/optee_os/core/arch/arm/plat-imx/
A Dimx_pl310.c27 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
33 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
52 id = io_read32(pl310_base + PL310_CACHE_ID); in arm_cl2_config()
63 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
66 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
71 io_write32(pl310_base + PL310_CTRL, 1); in arm_cl2_enable()
75 val = io_read32(pl310_base + PL310_AUX_CTRL); in arm_cl2_enable()
81 vaddr_t pl310_base(void) in pl310_base() function
89 vaddr_t base = pl310_base(); in pl310_enable()
104 vaddr_t base = pl310_base(); in pl310_enable_writeback()
[all …]
/optee_os/core/arch/arm/plat-sam/
A Dsam_pl310.c40 vaddr_t pl310_base(void) in pl310_base() function
52 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
54 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
56 io_write32(pl310_base + PL310_AUX_CTRL, PL310_AUX_CTRL_INIT); in arm_cl2_config()
57 io_write32(pl310_base + PL310_PREFETCH_CTRL, PL310_PREFETCH_CTRL_INIT); in arm_cl2_config()
58 io_write32(pl310_base + PL310_POWER_CTRL, PL310_POWER_CTRL_INIT); in arm_cl2_config()
61 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
64 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
67 io_write32(pl310_base + PL310_CTRL, 1); in arm_cl2_enable()
/optee_os/core/arch/arm/include/kernel/
A Dtz_ssvce_pl310.h13 vaddr_t pl310_base(void);
17 void arm_cl2_cleaninvbyway(vaddr_t pl310_base);
18 void arm_cl2_invbyway(vaddr_t pl310_base);
19 void arm_cl2_cleanbyway(vaddr_t pl310_base);
20 void arm_cl2_cleanbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
21 void arm_cl2_invbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
22 void arm_cl2_cleaninvbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
/optee_os/core/arch/arm/plat-zynq7k/
A Dmain.c99 vaddr_t pl310_base(void) in pl310_base() function
111 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
114 io_write32(pl310_base + PL310_CTRL, 0); in arm_cl2_config()
122 io_write32(pl310_base + PL310_TAG_RAM_CTRL, PL310_TAG_RAM_CTRL_INIT); in arm_cl2_config()
123 io_write32(pl310_base + PL310_DATA_RAM_CTRL, PL310_DATA_RAM_CTRL_INIT); in arm_cl2_config()
124 io_write32(pl310_base + PL310_AUX_CTRL, PL310_AUX_CTRL_INIT); in arm_cl2_config()
126 io_write32(pl310_base + PL310_POWER_CTRL, PL310_POWER_CTRL_INIT); in arm_cl2_config()
129 arm_cl2_invbyway(pl310_base); in arm_cl2_config()
132 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
137 io_write32(pl310_base + PL310_CTRL, 1); in arm_cl2_enable()
[all …]
/optee_os/core/arch/arm/plat-ti/
A Dsm_platform_handler_a9.c60 io_write32(pl310_base() + PL310_DEBUG_CTRL, smc_args->a1); in ti_sip_handler()
64 arm_cl2_cleaninvbypa(pl310_base(), smc_args->a1, in ti_sip_handler()
69 io_write32(pl310_base() + PL310_CTRL, smc_args->a1); in ti_sip_handler()
73 io_write32(pl310_base() + PL310_AUX_CTRL, smc_args->a1); in ti_sip_handler()
77 io_write32(pl310_base() + PL310_TAG_RAM_CTRL, smc_args->a1); in ti_sip_handler()
78 io_write32(pl310_base() + PL310_DATA_RAM_CTRL, smc_args->a2); in ti_sip_handler()
82 io_write32(pl310_base() + PL310_PREFETCH_CTRL, smc_args->a1); in ti_sip_handler()
A Dti_pl310.c39 vaddr_t pl310_base(void) in pl310_base() function
54 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config() argument
56 (void)pl310_base; in arm_cl2_config()
60 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable() argument
62 (void)pl310_base; in arm_cl2_enable()
/optee_os/core/arch/arm/plat-stm/
A Dmain.c87 vaddr_t pl310_base(void) in pl310_base() function
127 io_write32(pl310_base() + PL310_ADDR_FILT_END, CPU_PORT_FILT_END); in plat_primary_init_early()
128 io_write32(pl310_base() + PL310_ADDR_FILT_START, in plat_primary_init_early()
/optee_os/core/arch/arm/kernel/
A Dentry_a32.S321 bl pl310_base
339 bl pl310_base
482 bl pl310_base
496 bl pl310_base
586 bl pl310_base
588 bl pl310_base
/optee_os/core/arch/arm/mm/
A Dcore_mmu.c1469 arm_cl2_invbyway(pl310_base()); in cache_op_outer()
1473 arm_cl2_invbypa(pl310_base(), pa, pa + len - 1); in cache_op_outer()
1476 arm_cl2_cleanbyway(pl310_base()); in cache_op_outer()
1480 arm_cl2_cleanbypa(pl310_base(), pa, pa + len - 1); in cache_op_outer()
1483 arm_cl2_cleaninvbyway(pl310_base()); in cache_op_outer()
1487 arm_cl2_cleaninvbypa(pl310_base(), pa, pa + len - 1); in cache_op_outer()

Completed in 12 milliseconds