| /optee_os/core/arch/arm/plat-imx/pm/ |
| A D | psci-suspend-imx7.S | 86 bic r6, r6, #SCTLR_Z
93 ldr r6, [r6]
103 orr r6, r6, #TTBCR_PD0
121 orr r6, r6, #SCTLR_C
130 bic r6, r6, #TTBCR_PD0
140 orr r6, r6, #SCTLR_Z
165 orr r6, r6, #0x1
219 subs r6, r6, #0x1
234 orr r6, r6, #0x1
345 subs r6, r6, #0x1
[all …]
|
| A D | psci-cpuidle-imx7.S | 63 str r5, [r6]
78 and r6, r6, #3
79 cmp r6, #0
142 bic r6, r6, #SCTLR_Z
160 orr r6, r6, #TTBCR_PD0
176 bic r6, r6, #TTBCR_PD0
187 orr r6, r6, #SCTLR_Z
216 orr r6, r6, #0x1
229 cmp r7, r6
297 cmp r7, r6
[all …]
|
| /optee_os/core/drivers/ |
| A D | atmel_shdwc_a32.S | 48 ldr r6, [r1, #AT91_SHDW_CR]
49 ldr r6, [r2, #AT91_PMC_MCKR]
62 ldr r6, [r2, #AT91_PMC_MCKR]
63 bic r6, r6, #AT91_PMC_CSS
64 str r6, [r2, #AT91_PMC_MCKR]
68 ldr r6, [r2, #AT91_PMC_SR]
69 tst r6, #AT91_PMC_MCKRDY
|
| /optee_os/core/arch/arm/crypto/ |
| A D | aes_modes_armv8a_ce_a32.S | 232 pop {r4-r6, pc}
288 vmov r6, s27 @ keep swabbed ctr in r6
289 rev r6, r6
295 add r6, r6, #1
298 rev ip, r6
299 add r6, r6, #1
302 rev ip, r6
303 add r6, r6, #1
311 rev ip, r6
328 adds r6, r6, #1 @ increment BE ctr
[all …]
|
| /optee_os/ldelf/ |
| A D | start_a32.S | 26 ldr r6, reloc_end_rel
28 add r6, r6, r4
29 cmp r5, r6
47 cmp r5, r6
|
| A D | syscalls_a32.S | 27 mov r6, #0
30 mov r6, #(\num_args - 4)
|
| /optee_os/lib/libutils/isoc/arch/arm/ |
| A D | setjmp_a32.S | 98 stmia r0!, {r4, r5, r6, r7}
104 mov r6, lr
105 stmia r0!, {r1, r2, r3, r4, r5, r6}
108 ldmia r0!, {r4, r5, r6, r7}
119 ldmia r0!, {r2, r3, r4, r5, r6}
124 mov sp, r6
128 ldmia r0!, {r4, r5, r6, r7}
|
| /optee_os/core/arch/arm/tee/ |
| A D | arch_svc_a32.S | 25 ldr r6, [r8, #THREAD_SVC_REG_R6]
36 cmp r6, #0
38 sub sp, sp, r6, lsl #2
42 mov r2, r6, lsl #2
|
| A D | arch_svc.c | 201 *max_args = regs->r6; in get_scn_max_args()
343 .r6 = pushed[7], in save_panic_regs_a32_ta()
|
| /optee_os/core/arch/arm/kernel/ |
| A D | thread_a32.S | 126 mrs r6, cpsr /* Save current CPSR */
147 orr r6, r6, #ARM32_CPSR_FIA /* Disable Async abort, IRQ and FIQ */
148 msr cpsr, r6 /* Restore mode */
174 mrs r6, cpsr /* Save current CPSR */
197 orr r6, r6, #ARM32_CPSR_FIA /* Disable Async abort, IRQ and FIQ */
198 msr cpsr, r6 /* Restore mode */
326 mov sp, r6
883 write_ttbr0_64bit r6, r3
889 orr r2, r6, #TTBCR_PD1
925 write_ttbr0_64bit r6, r7
[all …]
|
| A D | thread_spmc_a32.S | 24 mov r6, #FFA_PARAM_MBZ /* Param MBZ */
70 mov r6, #FFA_PARAM_MBZ /* Unused parameter */
99 ldm r8, {r1, r4-r6} /* Load rv[] into r1,r4-r6 */
135 mov r6, #FFA_PARAM_MBZ
|
| A D | entry_a32.S | 40 push { r4-r6, lr }
60 1: pop { r4-r6, pc }
178 mov r6, r0
203 ldr r6, =CFG_DT_ADDR
205 mov r6, r2
501 mov r0, r6
843 mov r6, lr
864 bx r6
908 ldm r0, {r0, r6}
911 mov r6, #0
[all …]
|
| A D | cache_helpers_a32.S | 112 add r6, r11, r0, lsl #3 // cache op is 2x32-bit instructions
136 blx r6
147 mov r6, #0
148 write_csselr r6 //select cache level 0 in csselr
|
| A D | stmm_sp.c | 48 #define SVC_REGS_A6(_regs) ((_regs)->r6)
432 spc->regs.r6 = 0; in stmm_enter_invoke_cmd()
576 spc->regs.r6 = svc_regs->r6; in save_sp_ctx()
|
| A D | asm-defines.c | 28 DEFINE(THREAD_SVC_REG_R6, offsetof(struct thread_svc_regs, r6));
|
| A D | abort.c | 59 state.registers[6] = ai->regs->r6; in __print_stack_unwind()
164 ai->regs->r2, ai->regs->r6, ai->regs->r10, lr); in __print_abort_info()
|
| A D | ldelf_loader.c | 230 arg->arm32.regs[6] = tsd->abort_regs.r6; in ldelf_dump_state()
|
| A D | thread.c | 478 thread->regs.r6 = a6; in init_regs()
|
| /optee_os/out/arm/ta/trusted_keys/ |
| A D | f04a0fe7-1f5d-4b9b-abf7-619b85b4ce8c.dmp | 1944 94c: eb66 0646 sbc.w r6, r6, r6, lsl #1
1962 976: 08f6 lsrs r6, r6, #3
2265 bb4: 0936 lsrs r6, r6, #4
2983 109e: f026 0607 bic.w r6, r6, #7
6033 250e: 6836 ldr r6, [r6, #0]
10779 44b8: 08b6 lsreq r6, r6, #2
19425 8008: f026 0607 bic.w r6, r6, #7
19426 800c: eba6 060b sub.w r6, r6, fp
22710 96ee: 19b6 adds r6, r6, r6
22749 972e: 0876 lsrs r6, r6, #1
[all …]
|
| /optee_os/out/arm/ta/avb/ |
| A D | 023f8f1a-292a-432b-8fc4-de8471358067.dmp | 733 f4: 00f6 lsls r6, r6, #3
1798 838: eb66 0646 sbc.w r6, r6, r6, lsl #1
1816 862: 08f6 lsrs r6, r6, #3
2119 aa0: 0936 lsrs r6, r6, #4
2801 f52: f026 0607 bic.w r6, r6, #7
5605 2194: 08b6 lsreq r6, r6, #2
14024 5b80: f026 0607 bic.w r6, r6, #7
14025 5b84: eba6 060b sub.w r6, r6, fp
18512 7c22: 6836 ldr r6, [r6, #0]
21384 8eba: 19b6 adds r6, r6, r6
[all …]
|
| /optee_os/core/arch/arm/sm/ |
| A D | pm_a32.S | 74 read_ttbr1 r6
84 read_vbar r6
174 write_ttbr1 r6
181 write_vbar r6
|
| /optee_os/out/arm/ta/pkcs11/ |
| A D | fd02c9da-306c-48c7-a49c-bbd827ae86ee.dmp | 3215 e18: 6836 ldr r6, [r6, #0]
3255 e60: 6836 ldr r6, [r6, #0]
23422 9afc: eb66 0646 sbc.w r6, r6, r6, lsl #1
23440 9b26: 08f6 lsrs r6, r6, #3
23743 9d64: 0936 lsrs r6, r6, #4
24877 a4ea: f026 0607 bic.w r6, r6, #7
27927 b95a: 6836 ldr r6, [r6, #0]
32673 d904: 08b6 lsreq r6, r6, #2
44531 12ae2: 0076 lsls r6, r6, #1
45019 12d6a: 19b6 adds r6, r6, r6
[all …]
|
| /optee_os/lib/libutee/arch/arm/ |
| A D | utee_syscalls_a32.S | 35 mov r6, #0
38 mov r6, #(\num_args - 4)
|
| /optee_os/core/arch/arm/include/sm/ |
| A D | sm.h | 61 uint32_t r6; member
78 uint32_t r6; member
|
| /optee_os/core/arch/arm/include/kernel/ |
| A D | thread.h | 114 uint32_t r6; member
171 uint32_t r6; member
226 uint32_t r6; member
|