Home
last modified time | relevance | path

Searched refs:reg (Results 1 – 25 of 70) sorted by relevance

123

/optee_os/out/arm/core/include/generated/
A Darm32_gicv3_sysreg.S8 .macro read_icc_ap0r0 reg
9 mrc p15, 0, \reg, c12, c8, 4
12 .macro write_icc_ap0r0 reg
16 .macro read_icc_ap0r1 reg
20 .macro write_icc_ap0r1 reg
24 .macro read_icc_ap0r2 reg
28 .macro write_icc_ap0r2 reg
32 .macro read_icc_ap0r3 reg
40 .macro read_icc_ap1r0 reg
48 .macro read_icc_ap1r1 reg
[all …]
A Darm32_sysreg.S10 .macro read_aidr reg
15 .macro read_ccsidr reg
20 .macro read_clidr reg
25 .macro read_csselr reg
30 .macro write_csselr reg
35 .macro read_ctr reg
40 .macro read_id_afr0 reg
45 .macro read_id_dfr0 reg
110 .macro read_midr reg
115 .macro read_mpidr reg
[all …]
/optee_os/core/arch/arm/mm/
A Dtee_pager.c451 assert(va >= reg->base && va < (reg->base + reg->size)); in region_va2tblidx()
488 assert(va >= reg->base && va < (reg->base + reg->size)); in pmem_assign_fobj_page()
610 reg = calloc(1, sizeof(*reg)); in alloc_region()
758 reg = TAILQ_NEXT(reg, link); in pager_add_um_region()
879 if (va == reg->base || va == reg->base + reg->size) in tee_pager_split_um_region()
881 if (va > reg->base && va < reg->base + reg->size) { in tee_pager_split_um_region()
972 if (reg->base + reg->size < va) in tee_pager_merge_um_region()
1084 reg = TAILQ_NEXT(reg, fobj_link); in same_context()
1171 reg = TAILQ_NEXT(reg, link); in tee_pager_set_um_region_attr()
1203 assert(va >= reg->base && va < (reg->base + reg->size)); in pmem_find()
[all …]
/optee_os/core/arch/arm/dts/
A Dfsl-lx2160a-qds.dts41 reg = <0x00>;
47 reg = <0x8>;
53 reg = <0x18>;
59 reg = <0x19>;
65 reg = <0x1a>;
71 reg = <0x1b>;
77 reg = <0x1c>;
83 reg = <0x1d>;
177 reg = <0>;
189 reg = <0>;
[all …]
A Dstm32mp151.dtsi21 reg = <0>;
140 reg = <1>;
174 reg = <2>;
206 reg = <3>;
240 reg = <4>;
263 reg = <5>;
281 reg = <6>;
303 reg = <11>;
369 reg = <0>;
547 reg = <1>;
[all …]
A Dsama5d2.dtsi33 reg = <0>;
45 reg = <0x740000 0x1000>;
61 reg = <0x73c000 0x1000>;
96 reg = <0x00200000 0x20000>;
231 reg = <0>;
526 reg = <0x200 0x200>;
545 reg = <0x400 0x200>;
566 reg = <0x600 0x200>;
596 reg = <0x200 0x200>;
615 reg = <0x400 0x200>;
[all …]
A Dfsl-lx2160a.dtsi31 reg = <0x0>;
48 reg = <0x1>;
65 reg = <0x100>;
82 reg = <0x101>;
99 reg = <0x200>;
116 reg = <0x201>;
133 reg = <0x300>;
150 reg = <0x301>;
167 reg = <0x400>;
184 reg = <0x401>;
[all …]
A Dat91-sama5d27_som1.dtsi44 reg = <0>;
52 reg = <0x00000000 0x00040000>;
57 reg = <0x00040000 0x000c0000>;
62 reg = <0x00100000 0x00040000>;
67 reg = <0x00140000 0x00040000>;
72 reg = <0x00180000 0x00080000>;
77 reg = <0x00200000 0x00600000>;
88 reg = <0x7>;
104 reg = <0x50>;
A Dfsl-lx2160a-rdb.dts62 reg = <0>;
73 reg = <1>;
84 reg = <0x77>;
91 reg = <0x2>;
95 reg = <0x40>;
103 reg = <0x3>;
107 reg = <0x4c>;
113 reg = <0x4d>;
125 reg = <0x51>;
A Dstm32mp157c-dk2.dts40 reg = <0>;
47 reg = <1>;
56 reg = <0>;
72 reg = <0x38>;
90 reg = <1>;
102 reg = <0xec 0x4>;
/optee_os/lib/libunw/
A Dunwind_arm32.c184 if (!copy_in(reg, (void *)*vsp, sizeof(*reg))) in pop_vsp()
186 (*vsp) += sizeof(*reg); in pop_vsp()
210 unsigned int reg; in unwind_exec_insn() local
225 for (reg = 4; mask && reg < 16; mask >>= 1, reg++) { in unwind_exec_insn()
230 state->update_mask |= 1 << reg; in unwind_exec_insn()
233 if (reg == SP) in unwind_exec_insn()
246 unsigned int count, reg; in unwind_exec_insn() local
255 for (reg = 4; reg <= 4 + count; reg++) { in unwind_exec_insn()
259 state->update_mask |= 1 << reg; in unwind_exec_insn()
275 unsigned int reg; in unwind_exec_insn() local
[all …]
/optee_os/core/drivers/crypto/caam/hal/imx_6_7/
A Dhal_clk_mx6.c16 uint32_t reg = 0; in caam_hal_clk_enable() local
19 reg = io_read32(ccm_base + CCM_CCGR0); in caam_hal_clk_enable()
25 reg |= mask; in caam_hal_clk_enable()
27 reg &= ~mask; in caam_hal_clk_enable()
29 io_write32(ccm_base + CCM_CCGR0, reg); in caam_hal_clk_enable()
33 reg = io_read32(ccm_base + CCM_CCGR6); in caam_hal_clk_enable()
37 reg |= mask; in caam_hal_clk_enable()
39 reg &= ~mask; in caam_hal_clk_enable()
41 io_write32(ccm_base + CCM_CCGR6, reg); in caam_hal_clk_enable()
/optee_os/core/arch/arm/include/
A Darm32_macros_cortex_a9.S31 .macro write_pcr reg
32 mcr p15, 0, \reg, c15, c0, 0
35 .macro read_pcr reg
36 mrc p15, 0, \reg, c15, c0, 0
39 .macro write_diag reg
40 mcr p15, 0, \reg, c15, c0, 1
43 .macro read_diag reg
44 mrc p15, 0, \reg, c15, c0, 1
A Darm64.h298 #define DEFINE_U32_REG_READ_FUNC(reg) \ argument
299 DEFINE_REG_READ_FUNC_(reg, uint32_t, reg)
301 #define DEFINE_U32_REG_WRITE_FUNC(reg) \ argument
302 DEFINE_REG_WRITE_FUNC_(reg, uint32_t, reg)
305 DEFINE_U32_REG_READ_FUNC(reg) \
306 DEFINE_U32_REG_WRITE_FUNC(reg)
308 #define DEFINE_U64_REG_READ_FUNC(reg) \ argument
309 DEFINE_REG_READ_FUNC_(reg, uint64_t, reg)
312 DEFINE_REG_WRITE_FUNC_(reg, uint64_t, reg)
315 DEFINE_U64_REG_READ_FUNC(reg) \
[all …]
A Darm32_macros.S11 .macro mov_imm reg, val
13 movw \reg, #(\val)
15 movw \reg, #((\val) & 0xffff)
16 movt \reg, #((\val) >> 16)
A Darm64_macros.S30 base_offs, reg
33 x\reg, [\base_reg, #\base_offs]
36 w\reg, [\base_reg, #\base_offs]
123 .macro adr_l reg, sym
124 adrp \reg, \sym
125 add \reg, \reg, :lo12:\sym
/optee_os/core/drivers/crypto/caam/
A Dcaam_pwr.c59 const struct reglist *reg = NULL; in do_save_regs() local
65 reg = elem->regs; in do_save_regs()
68 for (regidx = 0; regidx < reg->nbregs; in do_save_regs()
72 reg->offset + in do_save_regs()
74 elem->val[validx] &= ~reg->mask_clr; in do_save_regs()
77 elem->baseaddr + reg->offset + in do_save_regs()
89 const struct reglist *reg = NULL; in do_restore_regs() local
95 reg = elem->regs; in do_restore_regs()
98 for (regidx = 0; regidx < reg->nbregs; in do_restore_regs()
101 elem->baseaddr + reg->offset + in do_restore_regs()
[all …]
/optee_os/core/arch/arm/plat-rzn1/
A Dsm_platform_handler.c38 vaddr_t reg = 0; in oem_sysreg() local
45 reg = core_mmu_get_va(addr, MEM_AREA_IO_SEC, sizeof(uint32_t)); in oem_sysreg()
50 if (!reg || !mask) in oem_sysreg()
52 PRIx32" (0x%"PRIxVA")", *pvalue, addr, reg); in oem_sysreg()
54 io_write32(reg, *pvalue); in oem_sysreg()
56 io_mask32(reg, *pvalue, mask); in oem_sysreg()
59 if (!reg || !auth->rmask) in oem_sysreg()
61 PRIxVA")", addr, reg); in oem_sysreg()
63 *pvalue = io_read32(reg) & auth->rmask; in oem_sysreg()
/optee_os/lib/libutils/ext/arch/arm/
A Dmcount_a64.S19 .macro get_pc reg
20 ldr \reg, [x29, #8]
21 sub \reg, \reg, #4
25 .macro get_lr_addr reg
26 ldr \reg, [x29]
27 add \reg, \reg, #8
/optee_os/core/kernel/
A Ddt.c161 const void *reg; in _fdt_reg_base_address() local
170 reg = fdt_getprop(fdt, offs, "reg", &len); in _fdt_reg_base_address()
171 if (!reg) in _fdt_reg_base_address()
178 return _fdt_read_paddr(reg, ncells); in _fdt_reg_base_address()
183 const uint32_t *reg; in _fdt_reg_size() local
194 if (!reg) in _fdt_reg_size()
201 reg += n; in _fdt_reg_size()
207 sz = fdt32_to_cpu(*reg); in _fdt_reg_size()
211 reg++; in _fdt_reg_size()
212 sz = fdt32_to_cpu(*reg); in _fdt_reg_size()
[all …]
/optee_os/core/arch/arm/kernel/
A Dcache_helpers_a32.S16 .macro dcache_line_size reg, tmp
19 mov \reg, #CTR_WORD_SIZE
20 lsl \reg, \reg, \tmp
23 .macro icache_line_size reg, tmp
26 mov \reg, #CTR_WORD_SIZE
27 lsl \reg, \reg, \tmp
33 .macro do_dcache_maintenance_by_mva reg
38 loop_\reg:
39 write_\reg r0
42 blo loop_\reg
/optee_os/core/drivers/crypto/caam/include/
A Dcaam_desc_defines.h65 #define LOAD_DST(reg) SHIFT_U32((reg) & 0x7F, 16) argument
80 #define STORE_SRC(reg) SHIFT_U32((reg) & 0x7F, 16) argument
144 #define FIFO_LOAD_INPUT(reg) SHIFT_U32((FIFO_LOAD_##reg) & 0x3F, 16) argument
243 #define MOVE_REG_SRC(reg) SHIFT_U32((reg) & 0xF, 20) argument
492 #define MATH_SRC0(reg) SHIFT_U32((MATH_SRC0_##reg) & 0xF, 16) argument
506 #define MATH_SRC1(reg) SHIFT_U32((MATH_SRC1_##reg) & 0xF, 12) argument
520 #define MATH_DST(reg) SHIFT_U32((MATH_DST_##reg) & 0xF, 8) argument
535 #define MATHI_SRC(reg) SHIFT_U32((MATH_SRC0_##reg) & 0xF, 16) argument
536 #define MATHI_DST(reg) SHIFT_U32((MATH_DST_##reg) & 0xF, 12) argument
581 #define PKHA_REG_SRC(reg) SHIFT_U32((PKHA_REG_##reg) & 0x7, 17) argument
[all …]
/optee_os/core/arch/arm/plat-imx/
A Dimx-common.c17 #define SOC_TYPE(reg) (((reg) & (0x00FF0000)) >> 16) argument
18 #define SOC_REV_MAJOR(reg) (((reg) & (0x0000FF00)) >> 8) argument
19 #define SOC_REV_MINOR(reg) ((reg) & (0x0000000F)) argument
20 #define SOC_REV_MINOR_MX7(reg) ((reg) & (0x000000FF)) argument
/optee_os/core/drivers/
A Dls_i2c.c174 uint8_t reg = 0; in i2c_bus_test_bus_busy() local
177 reg = io_read8((vaddr_t)&regs->ibsr); in i2c_bus_test_bus_busy()
179 if (reg & I2C_IBSR_IBAL) { in i2c_bus_test_bus_busy()
180 io_write8((vaddr_t)&regs->ibsr, reg); in i2c_bus_test_bus_busy()
207 uint8_t reg = 0; in i2c_transfer_complete() local
210 reg = io_read8((vaddr_t)&regs->ibsr); in i2c_transfer_complete()
212 if (reg & I2C_IBSR_IBIF) { in i2c_transfer_complete()
226 if (reg & I2C_IBSR_TCF) in i2c_transfer_complete()
327 uint8_t reg = 0; in i2c_stop() local
329 reg = io_read8((vaddr_t)&regs->ibsr); in i2c_stop()
[all …]
/optee_os/core/mm/
A Dvm.c83 if (reg->va) { in select_va_in_range()
106 assert(!reg->va || reg->va == begin_va); in select_va_in_range()
225 if (ADD_OVERFLOW(reg->offset, reg->size, &offs_plus_size)) in umap_add_region()
272 reg = calloc(1, sizeof(*reg)); in vm_map_pad()
273 if (!reg) in vm_map_pad()
333 free(reg); in vm_map_pad()
756 free(reg); in umap_remove_region()
1026 struct vm_region *reg = calloc(1, sizeof(*reg)); in vm_add_rwmem() local
1028 if (!reg) in vm_add_rwmem()
1033 reg->va = 0; in vm_add_rwmem()
[all …]

Completed in 81 milliseconds

123