Searched refs:CRU_DPLL_CON0 (Results 1 – 2 of 2) sorted by relevance

/tf-a-ffa_el3_spmc/plat/rockchip/rk3399/include/shared/
A D	misc_regs.h	11 #define CRU_DPLL_CON0 0x40 macro
/tf-a-ffa_el3_spmc/plat/rockchip/rk3399/drivers/m0/src/
A D	dram.c	46 mmio_write_32(CRU_BASE + CRU_DPLL_CON0, in ddr_set_pll()

Completed in 3 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023