Searched refs:DEVICE1_BASE (Results 1 – 15 of 15) sorted by relevance
| /tf-a-ffa_el3_spmc/plat/arm/board/fvp/ |
| A D | fvp_def.h | 57 #define DEVICE1_BASE UL(0x2e000000) macro
60 #define DEVICE1_BASE BASE_GICD_BASE macro
|
| A D | fvp_common.c | 47 #define MAP_DEVICE1 MAP_REGION_FLAT(DEVICE1_BASE, \
|
| /tf-a-ffa_el3_spmc/plat/qemu/common/ |
| A D | qemu_common.c | 20 #ifdef DEVICE1_BASE
21 #define MAP_DEVICE1 MAP_REGION_FLAT(DEVICE1_BASE, \
|
| A D | qemu_spm.c | 18 #define MAP_DEVICE1_EL0 MAP_REGION_FLAT(DEVICE1_BASE, \
|
| /tf-a-ffa_el3_spmc/plat/xilinx/versal/aarch64/ |
| A D | versal_common.c | 23 MAP_REGION_FLAT(DEVICE1_BASE, DEVICE1_SIZE, MT_DEVICE | MT_RW | MT_SECURE),
|
| /tf-a-ffa_el3_spmc/plat/xilinx/versal/include/ |
| A D | versal_def.h | 35 #define DEVICE1_BASE 0xF9000000 macro
|
| /tf-a-ffa_el3_spmc/plat/xilinx/zynqmp/aarch64/ |
| A D | zynqmp_common.c | 27 { DEVICE1_BASE, DEVICE1_BASE, DEVICE1_SIZE, MT_DEVICE | MT_RW | MT_SECURE },
|
| /tf-a-ffa_el3_spmc/plat/intel/soc/common/include/ |
| A D | platform_def.h | 96 #define DEVICE1_BASE (0x80000000) macro
|
| /tf-a-ffa_el3_spmc/plat/intel/soc/agilex/ |
| A D | bl2_plat_setup.c | 37 MAP_REGION_FLAT(DEVICE1_BASE, DEVICE1_SIZE,
|
| A D | bl31_plat_setup.c | 121 MAP_REGION_FLAT(DEVICE1_BASE, DEVICE1_SIZE, MT_DEVICE | MT_RW | MT_NS),
|
| /tf-a-ffa_el3_spmc/plat/intel/soc/stratix10/ |
| A D | bl2_plat_setup.c | 35 MAP_REGION_FLAT(DEVICE1_BASE, DEVICE1_SIZE,
|
| A D | bl31_plat_setup.c | 130 MAP_REGION_FLAT(DEVICE1_BASE, DEVICE1_SIZE,
|
| /tf-a-ffa_el3_spmc/plat/qemu/qemu/include/ |
| A D | platform_def.h | 217 #define DEVICE1_BASE 0x09000000 macro
|
| /tf-a-ffa_el3_spmc/plat/qemu/qemu_sbsa/include/ |
| A D | platform_def.h | 209 #define DEVICE1_BASE 0x60000000 macro
|
| /tf-a-ffa_el3_spmc/plat/xilinx/zynqmp/include/ |
| A D | zynqmp_def.h | 36 #define DEVICE1_BASE U(0xF9000000) macro
|
Completed in 15 milliseconds