Home
last modified time | relevance | path

Searched refs:IPMMUPV0_IMSCTLR (Results 1 – 3 of 3) sorted by relevance

/tf-a-ffa_el3_spmc/plat/renesas/rzg/
A Dbl2_plat_setup.c270 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
277 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
282 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
/tf-a-ffa_el3_spmc/plat/renesas/rcar/
A Dbl2_plat_setup.c282 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
289 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
294 mmio_write_32(IPMMUPV0_IMSCTLR, IMSCTLR_DISCACHE); in bl2_plat_flush_bl31_params()
/tf-a-ffa_el3_spmc/plat/renesas/common/include/
A Drcar_def.h251 #define IPMMUPV0_IMSCTLR (IPMMU_PV0_BASE + 0x0500U) macro

Completed in 8 milliseconds