Home
last modified time | relevance | path

Searched refs:MC_VIDEO_PROTECT_BASE_HI (Results 1 – 5 of 5) sorted by relevance

/tf-a-ffa_el3_spmc/plat/nvidia/tegra/drivers/memctrl/
A Dmemctrl_v2.c74 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_HI, in tegra_memctrl_restore_settings()
76 assert(tegra_mc_read_32(MC_VIDEO_PROTECT_BASE_HI) in tegra_memctrl_restore_settings()
314 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_HI, in tegra_memctrl_videomem_setup()
321 assert(tegra_mc_read_32(MC_VIDEO_PROTECT_BASE_HI) in tegra_memctrl_videomem_setup()
A Dmemctrl_v1.c64 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_HI, in tegra_memctrl_setup()
166 tegra_mc_write_32(MC_VIDEO_PROTECT_BASE_HI, (uint32_t)(phys_base >> 32)); in tegra_memctrl_videomem_setup()
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/include/t210/
A Dtegra_def.h245 #define MC_VIDEO_PROTECT_BASE_HI U(0x978) macro
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/include/t186/
A Dtegra_def.h168 #define MC_VIDEO_PROTECT_BASE_HI U(0x978) macro
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/include/t194/
A Dtegra_def.h110 #define MC_VIDEO_PROTECT_BASE_HI U(0x978) macro

Completed in 7 milliseconds