Searched refs:PFC_DRVCTRL17 (Results 1 – 8 of 8) sorted by relevance
198 #define PFC_DRVCTRL17 (PFC_BASE + 0x0344U) macro
1080 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_m3n()1089 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_m3n()
1158 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_g2h()1168 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_g2h()
1154 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_g2n()1164 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_g2n()
1045 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_h3_v1()1054 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_h3_v1()
1078 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_h3_v2()1087 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_h3_v2()
1173 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_m3()1182 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_m3()
1162 reg = mmio_read_32(PFC_DRVCTRL17); in pfc_init_g2m()1171 pfc_reg_write(PFC_DRVCTRL17, reg); in pfc_init_g2m()
Completed in 35 milliseconds