/tf-a-ffa_el3_spmc/plat/imx/common/ |
A D | plat_imx8_gic.c | 20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; 41 .rdistif_num = PLATFORM_CORE_COUNT, 103 for (int i = 0; i < PLATFORM_CORE_COUNT; i++) in plat_gic_save() 112 for (int i = 0; i < PLATFORM_CORE_COUNT; i++) in plat_gic_restore()
|
/tf-a-ffa_el3_spmc/plat/hisilicon/poplar/ |
A D | plat_topology.c | 16 PLATFORM_CORE_COUNT, 29 if ((mpidr & MPIDR_CPU_MASK) >= PLATFORM_CORE_COUNT) in plat_core_pos_by_mpidr()
|
/tf-a-ffa_el3_spmc/plat/mediatek/common/drivers/gic600/ |
A D | mt_gic_v3.c | 24 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; 25 static uint32_t rdist_has_saved[PLATFORM_CORE_COUNT]; 38 .rdistif_num = PLATFORM_CORE_COUNT, 51 unsigned int saved_sgi[PLATFORM_CORE_COUNT]; 135 for (proc_num = 0; proc_num < PLATFORM_CORE_COUNT; proc_num++) { in mt_gic_rdistif_restore_all() 152 for (proc_num = 0; proc_num < PLATFORM_CORE_COUNT; proc_num++) { in gic_sgi_save_all() 164 for (proc_num = 0; proc_num < PLATFORM_CORE_COUNT; proc_num++) { in gic_sgi_restore_all()
|
/tf-a-ffa_el3_spmc/plat/allwinner/common/include/ |
A D | platform_def.h | 67 PLATFORM_CORE_COUNT) 72 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro 75 #define PLATFORM_STACK_SIZE (0x1000 / PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/socionext/uniphier/ |
A D | uniphier_gicv3.c | 17 static uintptr_t uniphier_rdistif_base_addrs[PLATFORM_CORE_COUNT]; 65 .rdistif_num = PLATFORM_CORE_COUNT, 74 .rdistif_num = PLATFORM_CORE_COUNT, 83 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/arm/board/morello/ |
A D | morello_topology.c | 11 CASSERT(PLATFORM_CORE_COUNT == 4U, assert_invalid_platform_core_count); 59 const uint32_t plat_css_core_pos_to_scmi_dmn_id_map[PLATFORM_CORE_COUNT] = {
|
/tf-a-ffa_el3_spmc/plat/st/stm32mp1/ |
A D | stm32mp1_topology.c | 15 PLATFORM_CORE_COUNT, 52 if (cpu_id >= PLATFORM_CORE_COUNT) { in plat_core_pos_by_mpidr()
|
/tf-a-ffa_el3_spmc/plat/rpi/rpi4/include/ |
A D | platform_def.h | 25 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro 31 PLATFORM_CORE_COUNT) 89 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/hisilicon/hikey/include/ |
A D | platform_def.h | 33 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER_COUNT * \ macro 36 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \
|
/tf-a-ffa_el3_spmc/plat/amlogic/g12a/include/ |
A D | platform_def.h | 23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro 29 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/amlogic/gxl/include/ |
A D | platform_def.h | 23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro 29 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/qemu/common/ |
A D | qemu_gicv3.c | 17 static uintptr_t qemu_rdistif_base_addrs[PLATFORM_CORE_COUNT]; 29 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/amlogic/gxbb/include/ |
A D | platform_def.h | 26 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro 32 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/common/ |
A D | tegra_gicv3.c | 19 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; 42 tegra_gic_data.rdistif_num = PLATFORM_CORE_COUNT; in tegra_gic_setup()
|
/tf-a-ffa_el3_spmc/plat/amlogic/axg/include/ |
A D | platform_def.h | 23 #define PLATFORM_CORE_COUNT PLATFORM_CLUSTER0_CORE_COUNT macro 29 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/brcm/common/ |
A D | brcm_gicv3.c | 13 static uintptr_t brcm_rdistif_base_addrs[PLATFORM_CORE_COUNT]; 47 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/rockchip/rk3288/include/ |
A D | platform_def.h | 42 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER0_CORE_COUNT) macro 46 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/rockchip/common/ |
A D | rockchip_gicv3.c | 26 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; 43 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/rockchip/rk3328/include/ |
A D | platform_def.h | 43 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro 48 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/rockchip/rk3399/include/ |
A D | platform_def.h | 45 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro 50 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/rockchip/px30/include/ |
A D | platform_def.h | 46 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro 51 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/arm/board/fvp/ |
A D | fvp_gicv3.c | 20 static bool fvp_gicr_rw_region_init[PLATFORM_CORE_COUNT] = {false}; 24 static uintptr_t fvp_rdistif_base_addrs[PLATFORM_CORE_COUNT]; 64 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/rockchip/rk3368/include/ |
A D | platform_def.h | 44 #define PLATFORM_CORE_COUNT (PLATFORM_CLUSTER1_CORE_COUNT + \ macro 49 PLATFORM_CORE_COUNT)
|
/tf-a-ffa_el3_spmc/plat/ti/k3/common/ |
A D | k3_gicv3.c | 20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; 33 .rdistif_num = PLATFORM_CORE_COUNT,
|
/tf-a-ffa_el3_spmc/plat/nxp/soc-lx2160a/include/ |
A D | soc.h | 64 #define PLATFORM_CORE_COUNT NUMBER_OF_CLUSTERS * CORES_PER_CLUSTER macro 98 #define PLAT_NUM_PWR_DOMAINS (PLATFORM_CORE_COUNT + \
|