Home
last modified time | relevance | path

Searched refs:RST_WDTRSTCR (Results 1 – 4 of 4) sorted by relevance

/tf-a-ffa_el3_spmc/drivers/renesas/common/watchdog/
A Dswdt.c17 #define RST_WDTRSTCR (RST_BASE + 0x0054U) macro
66 rmsk = mmio_read_32(RST_WDTRSTCR) & WDTRSTCR_MASK_ALL; in swdt_disable()
68 mmio_write_32(RST_WDTRSTCR, WDTRSTCR_UPPER_BYTE | rmsk); in swdt_disable()
122 rmsk = mmio_read_32(RST_WDTRSTCR) & WDTRSTCR_MASK_ALL; in rcar_swdt_init()
124 mmio_write_32(RST_WDTRSTCR, rmsk); in rcar_swdt_init()
/tf-a-ffa_el3_spmc/plat/renesas/common/include/
A Drcar_def.h230 #define RST_WDTRSTCR (RST_BASE + 0x0054U) macro
/tf-a-ffa_el3_spmc/plat/renesas/rzg/
A Dbl2_plat_setup.c907 reg = mmio_read_32(RST_WDTRSTCR); in bl2_el3_early_platform_setup()
910 mmio_write_32(RST_WDTRSTCR, reg); in bl2_el3_early_platform_setup()
/tf-a-ffa_el3_spmc/plat/renesas/rcar/
A Dbl2_plat_setup.c1062 reg = mmio_read_32(RST_WDTRSTCR); in bl2_el3_early_platform_setup()
1065 mmio_write_32(RST_WDTRSTCR, reg); in bl2_el3_early_platform_setup()

Completed in 8 milliseconds