Home
last modified time | relevance | path

Searched refs:VERBOSE (Results 1 – 25 of 181) sorted by relevance

12345678

/tf-a-ffa_el3_spmc/plat/brcm/board/stingray/src/
A Dfsx.c191 VERBOSE(" - enable fsx clock\n"); in fsx_init()
197 VERBOSE(" - reset fsx\n"); in fsx_init()
334 VERBOSE(" - initialize AE%d\n", i); in fsx_init()
350 VERBOSE(" -- AXI_CONTROL = 0x%x\n", in fsx_init()
390 VERBOSE(" - arrpoweron\n"); in fsx_meminit()
397 VERBOSE(" - arrpowerok\n"); in fsx_meminit()
404 VERBOSE(" - poweron\n"); in fsx_meminit()
411 VERBOSE(" - powerok\n"); in fsx_meminit()
435 VERBOSE(" - remove isolation\n"); in fsx_meminit()
438 VERBOSE(" - powerup done\n"); in fsx_meminit()
[all …]
A Dbl31_setup.c354 VERBOSE(" - arrpoweron\n"); in brcm_stingray_pka_meminit()
361 VERBOSE(" - arrpowerok\n"); in brcm_stingray_pka_meminit()
368 VERBOSE(" - poweron\n"); in brcm_stingray_pka_meminit()
375 VERBOSE(" - powerok\n"); in brcm_stingray_pka_meminit()
436 VERBOSE(" - arrpoweron\n"); in brcm_stingray_dma_pl330_meminit()
443 VERBOSE(" - arrpowerok\n"); in brcm_stingray_dma_pl330_meminit()
450 VERBOSE(" - poweron\n"); in brcm_stingray_dma_pl330_meminit()
457 VERBOSE(" - powerok\n"); in brcm_stingray_dma_pl330_meminit()
607 VERBOSE(" - arrpoweron\n"); in brcm_stingray_audio_init()
621 VERBOSE(" - poweron\n"); in brcm_stingray_audio_init()
[all …]
/tf-a-ffa_el3_spmc/bl32/tsp/
A Dtsp_interrupt.c39 VERBOSE("TSP: cpu 0x%lx sync s-el1 interrupt request from 0x%llx\n", in tsp_update_sync_sel1_intr_stats()
41 VERBOSE("TSP: cpu 0x%lx: %d sync s-el1 interrupt requests," in tsp_update_sync_sel1_intr_stats()
62 VERBOSE("TSP: cpu 0x%lx: %d preempt interrupt requests\n", in tsp_handle_preemption()
119 VERBOSE("TSP: cpu 0x%lx handled S-EL1 interrupt %d\n", in tsp_common_int_handler()
121 VERBOSE("TSP: cpu 0x%lx: %d S-EL1 requests\n", in tsp_common_int_handler()
/tf-a-ffa_el3_spmc/plat/intel/soc/common/
A Dsocfpga_psci.c29 VERBOSE("%s: cpu_state: 0x%x\n", __func__, cpu_state); in socfpga_cpu_standby()
42 VERBOSE("%s: mpidr: 0x%lx\n", __func__, mpidr); in socfpga_pwr_domain_on()
61 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in socfpga_pwr_domain_off()
77 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in socfpga_pwr_domain_suspend()
93 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in socfpga_pwr_domain_on_finish()
116 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in socfpga_pwr_domain_suspend_finish()
179 VERBOSE("%s: power_state: 0x%x\n", __func__, power_state); in socfpga_validate_power_state()
186 VERBOSE("%s: ns_entrypoint: 0x%lx\n", __func__, ns_entrypoint); in socfpga_validate_ns_entrypoint()
/tf-a-ffa_el3_spmc/drivers/st/ddr/
A Dstm32mp1_ddr.c350 VERBOSE("DQS Drift Error\n"); in stm32mp1_ddrphy_idone_wait()
388 VERBOSE("[0x%lx] swctl = 0x%x\n", in stm32mp1_start_sw_done()
399 VERBOSE("[0x%lx] swctl = 0x%x\n", in stm32mp1_wait_sw_done_ack()
431 VERBOSE("[0x%lx] stat = 0x%x\n", in stm32mp1_wait_operating_mode()
461 VERBOSE("[0x%lx] stat = 0x%x\n", in stm32mp1_wait_operating_mode()
527 VERBOSE("mr1: 0x%x\n", mr1); in stm32mp1_ddr3_dll_off()
528 VERBOSE("mr2: 0x%x\n", mr2); in stm32mp1_ddr3_dll_off()
535 VERBOSE("[0x%lx] dbg1 = 0x%x\n", in stm32mp1_ddr3_dll_off()
615 VERBOSE("[0x%lx] mstr = 0x%x\n", in stm32mp1_ddr3_dll_off()
667 VERBOSE("[0x%lx] dbg1 = 0x%x\n", in stm32mp1_ddr3_dll_off()
[all …]
/tf-a-ffa_el3_spmc/plat/socionext/synquacer/
A Dsq_xlat_setup.c18 VERBOSE("Trusted RAM seen by this BL image: %p - %p\n", in sq_mmap_setup()
25 VERBOSE("Code region: %p - %p\n", in sq_mmap_setup()
32 VERBOSE("Read-only data region: %p - %p\n", in sq_mmap_setup()
40 VERBOSE("Coherent region: %p - %p\n", in sq_mmap_setup()
/tf-a-ffa_el3_spmc/plat/imx/imx7/common/
A Dimx7_bl2_el3_common.c183 VERBOSE("\tOPTEE 0x%08x-0x%08x\n", IMX7_OPTEE_BASE, IMX7_OPTEE_LIMIT); in bl2_el3_early_platform_setup()
184 VERBOSE("\tATF/BL2 0x%08x-0x%08x\n", BL2_RAM_BASE, BL2_RAM_LIMIT); in bl2_el3_early_platform_setup()
185 VERBOSE("\tSHRAM 0x%08x-0x%08x\n", SHARED_RAM_BASE, SHARED_RAM_LIMIT); in bl2_el3_early_platform_setup()
186 VERBOSE("\tFIP 0x%08x-0x%08x\n", IMX7_FIP_BASE, IMX7_FIP_LIMIT); in bl2_el3_early_platform_setup()
187 VERBOSE("\tDTB-OVERLAY 0x%08x-0x%08x\n", IMX7_DTB_OVERLAY_BASE, IMX7_DTB_OVERLAY_LIMIT); in bl2_el3_early_platform_setup()
188 VERBOSE("\tDTB 0x%08x-0x%08x\n", IMX7_DTB_BASE, IMX7_DTB_LIMIT); in bl2_el3_early_platform_setup()
189 VERBOSE("\tUBOOT/BL33 0x%08x-0x%08x\n", IMX7_UBOOT_BASE, IMX7_UBOOT_LIMIT); in bl2_el3_early_platform_setup()
/tf-a-ffa_el3_spmc/drivers/nxp/flexspi/nor/
A Dfspi.c82 VERBOSE("In func %s\n", __func__); in fspi_op_setup()
160 VERBOSE("In func %s\n", __func__); in fspi_setup_LUT()
506 VERBOSE("\nIn func %s\n", __func__); in xspi_write()
596 VERBOSE("In func %s\n", __func__); in fspi_bbluk_er()
653 VERBOSE("In func %s\n", __func__); in xspi_bulk_erase()
666 VERBOSE("In func %s\n", __func__); in fspi_sec_er()
688 VERBOSE("In func %s\n", __func__); in xspi_sector_erase()
733 VERBOSE("\nRegisters Dump:\n"); in fspi_dump_regs()
737 VERBOSE("\n"); in fspi_dump_regs()
742 VERBOSE("\n"); in fspi_dump_regs()
[all …]
/tf-a-ffa_el3_spmc/plat/common/
A Dplat_spmd_manifest.c79 VERBOSE("SPM Core manifest attribute section:\n"); in manifest_parse_attribute()
80 VERBOSE(" version: %u.%u\n", attr->major_version, attr->minor_version); in manifest_parse_attribute()
81 VERBOSE(" spmc_id: 0x%x\n", attr->spmc_id); in manifest_parse_attribute()
82 VERBOSE(" binary_size: 0x%x\n", attr->binary_size); in manifest_parse_attribute()
83 VERBOSE(" load_address: 0x%llx\n", attr->load_address); in manifest_parse_attribute()
84 VERBOSE(" entrypoint: 0x%llx\n", attr->entrypoint); in manifest_parse_attribute()
170 VERBOSE("Reading SPM Core manifest at address %p\n", pm_addr); in plat_spm_core_manifest_load()
/tf-a-ffa_el3_spmc/plat/nxp/common/setup/
A Dls_common.c66 VERBOSE("DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_regions_statically()
79 VERBOSE("Secure DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_regions_statically()
99 VERBOSE("DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_regions_statically()
119 VERBOSE("DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_region_dynamically()
132 VERBOSE("Secure DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_region_dynamically()
153 VERBOSE("DRAM Region %d: %p - %p\n", i, in mmap_add_ddr_region_dynamically()
193 VERBOSE("Memory seen by this BL image: %p - %p\n", in ls_setup_page_tables()
200 VERBOSE("Code region: %p - %p\n", in ls_setup_page_tables()
207 VERBOSE("Read-only data region: %p - %p\n", in ls_setup_page_tables()
215 VERBOSE("Coherent region: %p - %p\n", in ls_setup_page_tables()
[all …]
/tf-a-ffa_el3_spmc/plat/marvell/armada/common/mss/
A Dmss_scp_bootloader.c134 VERBOSE("Chunk %d -> SRAM 0x%lx from 0x%lx SZ 0x%lx\n", in mss_image_load()
192 VERBOSE("MSS Control Block = 0x%x\n", MSS_SRAM_PM_CONTROL_BASE); in mss_ap_load_image()
193 VERBOSE("mss_pm_crtl->ipc_version = 0x%x\n", in mss_ap_load_image()
195 VERBOSE("mss_pm_crtl->num_of_cores = 0x%x\n", in mss_ap_load_image()
197 VERBOSE("mss_pm_crtl->num_of_clusters = 0x%x\n", in mss_ap_load_image()
199 VERBOSE("mss_pm_crtl->num_of_cores_per_cluster = 0x%x\n", in mss_ap_load_image()
201 VERBOSE("mss_pm_crtl->pm_trace_ctrl_base_address = 0x%x\n", in mss_ap_load_image()
203 VERBOSE("mss_pm_crtl->pm_trace_info_base_address = 0x%x\n", in mss_ap_load_image()
205 VERBOSE("mss_pm_crtl->pm_trace_info_core_size = 0x%x\n", in mss_ap_load_image()
209 VERBOSE("Send info about the SCP_BL2 image to be transferred to SCP\n"); in mss_ap_load_image()
[all …]
/tf-a-ffa_el3_spmc/lib/fconf/
A Dfconf_tbbr_getter.c84 VERBOSE("%s%s%s %d\n", "FCONF: `tbbr.", "disable_auth", in fconf_populate_tbbr_dyn_config()
86 VERBOSE("%s%s%s %p\n", "FCONF: `tbbr.", "mbedtls_heap_addr", in fconf_populate_tbbr_dyn_config()
88 VERBOSE("%s%s%s %zu\n", "FCONF: `tbbr.", "mbedtls_heap_size", in fconf_populate_tbbr_dyn_config()
91 VERBOSE("%s%s%s %p\n", "FCONF: `tbbr.", "bl2_hash_data", in fconf_populate_tbbr_dyn_config()
A Dfconf_dyn_cfg_getter.c114 VERBOSE("FCONF: dyn_cfg.dtb_registry cell found with:\n"); in fconf_populate_dtb_registry()
115 VERBOSE("\tload-address = %lx\n", config_addr); in fconf_populate_dtb_registry()
116 VERBOSE("\tmax-size = 0x%x\n", config_max_size); in fconf_populate_dtb_registry()
117 VERBOSE("\tconfig-id = %u\n", config_id); in fconf_populate_dtb_registry()
/tf-a-ffa_el3_spmc/drivers/marvell/mc_trustzone/
A Dmc_trustzone.c42 VERBOSE("%s: window size = 0x%llx maps to tz_size %d\n", in tz_enable_win()
58 VERBOSE("%s: base 0x%x, tz_size moved 0x%x, attr 0x%x, val 0x%x\n", in tz_enable_win()
63 VERBOSE("%s: Win%d[0x%x] configured to 0x%x\n", __func__, win_id, in tz_enable_win()
70 VERBOSE("%s: Win%d[0x%x] configured to 0x%x\n", __func__, win_id, in tz_enable_win()
/tf-a-ffa_el3_spmc/plat/xilinx/zynqmp/
A Dplat_psci.c26 VERBOSE("%s: cpu_state: 0x%x\n", __func__, cpu_state); in zynqmp_cpu_standby()
37 VERBOSE("%s: mpidr: 0x%lx\n", __func__, mpidr); in zynqmp_pwr_domain_on()
58 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in zynqmp_pwr_domain_off()
82 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in zynqmp_pwr_domain_suspend()
101 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in zynqmp_pwr_domain_on_finish()
113 VERBOSE("%s: target_state->pwr_domain_state[%lu]=%x\n", in zynqmp_pwr_domain_suspend_finish()
163 VERBOSE("%s: power_state: 0x%x\n", __func__, power_state); in zynqmp_validate_power_state()
/tf-a-ffa_el3_spmc/plat/marvell/armada/common/aarch64/
A Dmarvell_common.c50 VERBOSE("Trusted SRAM seen by this BL image: %p - %p\n", in marvell_setup_page_tables()
57 VERBOSE("Code region: %p - %p\n", in marvell_setup_page_tables()
64 VERBOSE("Read-only data region: %p - %p\n", in marvell_setup_page_tables()
72 VERBOSE("Coherent region: %p - %p\n", in marvell_setup_page_tables()
/tf-a-ffa_el3_spmc/drivers/mtd/spi-mem/
A Dspi_mem.c94 VERBOSE("Cannot set speed (err=%d)\n", ret); in spi_mem_set_speed_mode()
100 VERBOSE("Cannot set mode (err=%d)\n", ret); in spi_mem_set_speed_mode()
112 VERBOSE("Ops claim bus is not defined\n"); in spi_mem_check_bus_ops()
117 VERBOSE("Ops release bus is not defined\n"); in spi_mem_check_bus_ops()
122 VERBOSE("Ops exec op is not defined\n"); in spi_mem_check_bus_ops()
127 VERBOSE("Ops set speed is not defined\n"); in spi_mem_check_bus_ops()
132 VERBOSE("Ops set mode is not defined\n"); in spi_mem_check_bus_ops()
153 VERBOSE("%s: cmd:%x mode:%d.%d.%d.%d addqr:%llx len:%x\n", in spi_mem_exec_op()
/tf-a-ffa_el3_spmc/drivers/arm/css/scp/
A Dcss_bom_bootloader.c127 VERBOSE("Send info about the SCP_BL2 image to be transferred to SCP\n"); in css_scp_boot_image_xfer()
146 VERBOSE("Detecting SCP version incompatibility\n"); in css_scp_boot_image_xfer()
156 VERBOSE("SCP version looks OK\n"); in css_scp_boot_image_xfer()
167 VERBOSE("Transferring SCP_BL2 image to SCP\n"); in css_scp_boot_image_xfer()
191 VERBOSE("Waiting for SCP to signal it is ready to go on\n"); in css_scp_boot_ready()
A Dcss_sds.c29 VERBOSE("Writing SCP image metadata\n"); in css_scp_boot_image_xfer()
43 VERBOSE("Marking SCP image metadata as valid\n"); in css_scp_boot_image_xfer()
67 VERBOSE("Waiting for SCP RAM to complete its initialization process\n"); in css_scp_boot_ready()
/tf-a-ffa_el3_spmc/drivers/brcm/spi/
A Diproc_qspi.c67 VERBOSE("SPI: SPCR0_LSB: 0x%x\n", in iproc_qspi_setup()
69 VERBOSE("SPI: SPCR0_MSB: 0x%x\n", in iproc_qspi_setup()
71 VERBOSE("SPI: SPCR1_LSB: 0x%x\n", in iproc_qspi_setup()
73 VERBOSE("SPI: SPCR1_MSB: 0x%x\n", in iproc_qspi_setup()
75 VERBOSE("SPI: SPCR2: 0x%x\n", in iproc_qspi_setup()
77 VERBOSE("SPI: CLK: %d\n", priv->max_hz); in iproc_qspi_setup()
156 VERBOSE("SPI: QUAD mode\n"); in mspi_xfer()
159 VERBOSE("SPI: 4 lane input\n"); in mspi_xfer()
179 VERBOSE("SPI: 16 bits xfer\n"); in mspi_xfer()
197 VERBOSE("SPI: 8 bits xfer\n"); in mspi_xfer()
/tf-a-ffa_el3_spmc/plat/rpi/rpi3/
A Drpi3_bl31_setup.c121 VERBOSE("rpi3: Preparing to boot 32-bit Linux kernel\n"); in bl31_early_platform_setup2()
132 VERBOSE("rpi3: Preparing to boot 64-bit Linux kernel\n"); in bl31_early_platform_setup2()
173 VERBOSE("rpi3: Found %d mem reserve region(s)\n", regions); in rpi3_dtb_add_mem_rsv()
191 VERBOSE("rpi3: Firmware mem reserve region found\n"); in rpi3_dtb_add_mem_rsv()
202 VERBOSE("rpi3: Firmware mem reserve region not found\n"); in rpi3_dtb_add_mem_rsv()
/tf-a-ffa_el3_spmc/drivers/nxp/crypto/caam/src/
A Dsec_hw_specific.c187 VERBOSE("Resetting Job ring\n"); in hw_shutdown_job_ring()
341 VERBOSE("Set coalescing params on jr\n"); in hw_job_ring_set_coalescing_param()
361 VERBOSE("Enabled coalescing on jr\n"); in hw_job_ring_enable_coalescing()
381 VERBOSE("Disabled coalescing on jr"); in hw_job_ring_disable_coalescing()
396 VERBOSE("error code %x\n", error_code); in hw_flush_job_ring()
397 VERBOSE("Notify_desc = %d\n", do_notify); in hw_flush_job_ring()
405 VERBOSE("Discarding desc = %d\n", jobs_no_to_discard); in hw_flush_job_ring()
478 VERBOSE("Jobs to notify %d\n", jobs_no_to_notify); in hw_poll_job_ring()
536 VERBOSE("Callback Function called\n"); in hw_poll_job_ring()
612 VERBOSE("Enable interrupts on JR\n"); in jr_enable_irqs()
[all …]
/tf-a-ffa_el3_spmc/plat/layerscape/board/ls1043/
A Dls1043_bl1_setup.c29 VERBOSE("CS0_BNDS = %x\n", mmio_read_32(0x1080000 + 0x000)); in bl1_platform_setup()
31 VERBOSE("CS0_BNDS = %x\n", mmio_read_32(0x1080000 + 0x000)); in bl1_platform_setup()
/tf-a-ffa_el3_spmc/plat/socionext/uniphier/
A Duniphier_xlat_setup.c39 VERBOSE("Trusted RAM seen by this BL image: %p - %p\n", in uniphier_mmap_setup()
46 VERBOSE("Code region: %p - %p\n", in uniphier_mmap_setup()
53 VERBOSE("Coherent region: %p - %p\n", in uniphier_mmap_setup()
/tf-a-ffa_el3_spmc/plat/layerscape/common/
A Dls_common.c89 VERBOSE("Trusted SRAM seen by this BL image: %p - %p\n", in ls_setup_page_tables()
96 VERBOSE("Code region: %p - %p\n", in ls_setup_page_tables()
103 VERBOSE("Read-only data region: %p - %p\n", in ls_setup_page_tables()
111 VERBOSE("Coherent region: %p - %p\n", in ls_setup_page_tables()

Completed in 48 milliseconds

12345678