Home
last modified time | relevance | path

Searched refs:bl33_ep_info (Results 1 – 25 of 25) sorted by relevance

/tf-a-ffa_el3_spmc/plat/rockchip/common/
A Dsp_min_plat_setup.c22 static entry_point_info_t bl33_ep_info; variable
33 next_image_info = &bl33_ep_info; in sp_min_plat_get_bl33_ep_info()
66 bl31_params_parse_helper(arg0, NULL, &bl33_ep_info); in sp_min_early_platform_setup2()
A Dbl31_plat_setup.c22 static entry_point_info_t bl33_ep_info; variable
34 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
71 bl31_params_parse_helper(arg0, &bl32_ep_info, &bl33_ep_info); in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/mediatek/mt8195/
A Dbl31_plat_setup.c28 static entry_point_info_t bl33_ep_info; variable
40 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
79 bl31_params_parse_helper(arg0, &bl32_ep_info, &bl33_ep_info); in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/mediatek/mt8192/
A Dbl31_plat_setup.c30 static entry_point_info_t bl33_ep_info; variable
42 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
81 bl31_params_parse_helper(arg0, &bl32_ep_info, &bl33_ep_info); in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/hisilicon/hikey/
A Dhikey_bl31_setup.c29 static entry_point_info_t bl33_ep_info; variable
64 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
106 bl33_ep_info = *bl_params->ep_info; in bl31_early_platform_setup2()
111 if (bl33_ep_info.pc == 0) in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/mediatek/mt8173/
A Dbl31_plat_setup.c26 static entry_point_info_t bl33_ep_info; variable
82 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
109 bl31_params_parse_helper(arg0, &bl32_ep_info, &bl33_ep_info); in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/hisilicon/hikey960/
A Dhikey960_bl31_setup.c31 static entry_point_info_t bl33_ep_info; variable
61 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
111 bl33_ep_info = *bl_params->ep_info; in bl31_early_platform_setup2()
116 if (bl33_ep_info.pc == 0) in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/mediatek/mt8183/
A Dbl31_plat_setup.c34 static entry_point_info_t bl33_ep_info; variable
95 next_image_info = (type == NON_SECURE) ? &bl33_ep_info : &bl32_ep_info; in bl31_plat_get_next_image_ep_info()
132 bl31_params_parse_helper(arg0, &bl32_ep_info, &bl33_ep_info); in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/amlogic/gxbb/
A Dgxbb_bl31_setup.c58 entry_point_info_t *bl33_ep_info; member
88 bl33_image_ep_info = *from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/amlogic/g12a/
A Dg12a_bl31_setup.c60 entry_point_info_t *bl33_ep_info; member
85 bl33_image_ep_info = *from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/amlogic/gxl/
A Dgxl_bl31_setup.c61 entry_point_info_t *bl33_ep_info; member
86 bl33_image_ep_info = *from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/amlogic/axg/
A Daxg_bl31_setup.c60 entry_point_info_t *bl33_ep_info; member
85 bl33_image_ep_info = *from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/renesas/common/include/
A Drcar_private.h28 entry_point_info_t bl33_ep_info; member
/tf-a-ffa_el3_spmc/plat/mediatek/common/
A Dmtk_plat_common.h61 entry_point_info_t *bl33_ep_info; member
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/common/
A Dtegra_bl31_setup.c115 assert(arg_from_bl2->bl33_ep_info != NULL); in bl31_early_platform_setup2()
116 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/include/plat/marvell/armada/a8k/common/
A Dplat_marvell.h33 entry_point_info_t *bl33_ep_info; member
/tf-a-ffa_el3_spmc/plat/renesas/common/
A Dbl31_plat_setup.c74 &from_bl2->bl33_ep_info : &from_bl2->bl32_ep_info; in bl31_plat_get_next_image_ep_info()
/tf-a-ffa_el3_spmc/plat/nxp/common/setup/include/
A Dplat_common.h41 entry_point_info_t *bl33_ep_info; member
/tf-a-ffa_el3_spmc/common/
A Ddesc_image_load.c329 entry_point_info_t *bl33_ep_info; in bl31_params_parse_helper() member
336 *bl33_ep_info_out = *v1->bl33_ep_info; in bl31_params_parse_helper()
/tf-a-ffa_el3_spmc/plat/intel/soc/common/include/
A Dplatform_def.h227 entry_point_info_t *bl33_ep_info; member
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/include/
A Dtegra_private.h67 entry_point_info_t *bl33_ep_info; member
/tf-a-ffa_el3_spmc/plat/intel/soc/agilex/
A Dbl31_plat_setup.c78 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/intel/soc/stratix10/
A Dbl31_plat_setup.c86 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/tf-a-ffa_el3_spmc/plat/renesas/rzg/
A Dbl2_plat_setup.c409 memcpy(&params->bl33_ep_info, &bl_mem_params->ep_info, in bl2_plat_handle_post_image_load()
/tf-a-ffa_el3_spmc/plat/renesas/rcar/
A Dbl2_plat_setup.c466 memcpy(&params->bl33_ep_info, &bl_mem_params->ep_info, in bl2_plat_handle_post_image_load()

Completed in 27 milliseconds