/tf-a-ffa_el3_spmc/plat/socionext/synquacer/drivers/scpi/ |
A D | sq_scpi.c | 52 assert(cmd != NULL); in scpi_secure_message_receive() 70 memcpy(cmd, (void *) SCPI_SHARED_MEM_SCP_TO_AP, sizeof(*cmd)); in scpi_secure_message_receive() 119 scpi_cmd_t *cmd; in scpi_set_sq_power_state() local 135 cmd->sender = 0; in scpi_set_sq_power_state() 151 scpi_cmd_t *cmd; in scpi_sys_power_state() local 160 cmd->set = 0; in scpi_sys_power_state() 161 cmd->sender = 0; in scpi_sys_power_state() 177 scpi_cmd_t *cmd; in scpi_get_draminfo() local 179 scpi_cmd_t cmd; in scpi_get_draminfo() member 190 cmd->sender = 0; in scpi_get_draminfo() [all …]
|
/tf-a-ffa_el3_spmc/drivers/brcm/ |
A D | spi_flash.c | 50 cmd[2] = addr >> 8; in spi_flash_addr() 51 cmd[3] = addr >> 0; in spi_flash_addr() 86 uint8_t cmd; in spi_flash_cmd_wait() local 93 cmd = CMD_RDSR; in spi_flash_cmd_wait() 174 ret = spi_flash_read_common(cmd, sizeof(cmd), data, read_len); in spi_flash_read() 216 buf + actual, cmd[0], cmd[1], in spi_flash_write() 217 cmd[2], cmd[3], chunk_len); in spi_flash_write() 219 ret = spi_flash_write_common(flash, cmd, sizeof(cmd), in spi_flash_write() 258 SPI_DEBUG("SF: erase %2x %2x %2x %2x (%x)\n", cmd[0], cmd[1], in spi_flash_erase() 259 cmd[2], cmd[3], erase_addr); in spi_flash_erase() [all …]
|
A D | spi_sf.c | 14 static int spi_flash_read_write(const uint8_t *cmd, in spi_flash_read_write() argument 26 ret = spi_xfer(cmd_len * BITS_PER_BYTE, cmd, NULL, flags); in spi_flash_read_write() 41 int spi_flash_cmd_read(const uint8_t *cmd, in spi_flash_cmd_read() argument 46 return spi_flash_read_write(cmd, cmd_len, NULL, data, data_len); in spi_flash_cmd_read() 49 int spi_flash_cmd(uint8_t cmd, void *response, size_t len) in spi_flash_cmd() argument 51 return spi_flash_cmd_read(&cmd, CMD_LEN1, response, len); in spi_flash_cmd() 54 int spi_flash_cmd_write(const uint8_t *cmd, in spi_flash_cmd_write() argument 59 return spi_flash_read_write(cmd, cmd_len, data, NULL, data_len); in spi_flash_cmd_write()
|
/tf-a-ffa_el3_spmc/plat/brcm/common/ |
A D | brcm_scpi.c | 59 assert(cmd != NULL); in scpi_secure_message_receive() 77 memcpy(cmd, (void *) SCPI_SHARED_MEM_SCP_TO_AP, sizeof(*cmd)); in scpi_secure_message_receive() 128 scpi_cmd_t *cmd; in scpi_set_brcm_power_state() local 151 cmd = SCPI_CMD_HEADER_AP_TO_SCP; in scpi_set_brcm_power_state() 153 cmd->set = SCPI_SET_NORMAL; in scpi_set_brcm_power_state() 154 cmd->sender = 0; in scpi_set_brcm_power_state() 155 cmd->size = sizeof(state); in scpi_set_brcm_power_state() 181 scpi_cmd_t *cmd; in scpi_get_brcm_power_state() local 233 scpi_cmd_t *cmd; in scpi_sys_power_state() local 241 cmd->set = 0; in scpi_sys_power_state() [all …]
|
/tf-a-ffa_el3_spmc/plat/socionext/uniphier/ |
A D | uniphier_emmc.c | 108 if (cmd->is_data) in uniphier_emmc_send_cmd() 128 if (cmd->is_data) in uniphier_emmc_send_cmd() 131 if (cmd->resp_type & MMC_RSP_BUSY || cmd->is_data) in uniphier_emmc_send_cmd() 158 cmd.cmdidx = MMC_CMD_SWITCH; in uniphier_emmc_switch_part() 159 cmd.resp_type = MMC_RSP_R1b; in uniphier_emmc_switch_part() 172 cmd.cmdidx = MMC_CMD_SEND_CSD; in uniphier_emmc_check_device_size() 173 cmd.resp_type = MMC_RSP_R2; in uniphier_emmc_check_device_size() 213 cmd.resp_type = MMC_RSP_R1; in uniphier_emmc_load_image() 214 cmd.cmdarg = dev_addr; in uniphier_emmc_load_image() 215 cmd.is_data = 1; in uniphier_emmc_load_image() [all …]
|
/tf-a-ffa_el3_spmc/drivers/arm/css/scpi/ |
A D | css_scpi.c | 58 assert(cmd != NULL); in scpi_secure_message_receive() 76 memcpy(cmd, (void *) SCPI_SHARED_MEM_SCP_TO_AP, sizeof(*cmd)); in scpi_secure_message_receive() 133 scpi_cmd_t *cmd; in scpi_set_css_power_state() local 156 cmd = SCPI_CMD_HEADER_AP_TO_SCP; in scpi_set_css_power_state() 158 cmd->set = SCPI_SET_NORMAL; in scpi_set_css_power_state() 159 cmd->sender = 0; in scpi_set_css_power_state() 160 cmd->size = sizeof(state); in scpi_set_css_power_state() 186 scpi_cmd_t *cmd; in scpi_get_css_power_state() local 248 scpi_cmd_t *cmd; in scpi_sys_power_state() local 257 cmd->set = 0; in scpi_sys_power_state() [all …]
|
/tf-a-ffa_el3_spmc/drivers/st/mmc/ |
A D | stm32_sdmmc2.c | 190 if (cmd == NULL) { in stm32_sdmmc2_send_cmd_req() 195 arg_reg = cmd->cmd_arg; in stm32_sdmmc2_send_cmd_req() 203 if (cmd->resp_type == 0U) { in stm32_sdmmc2_send_cmd_req() 220 switch (cmd->cmd_idx) { in stm32_sdmmc2_send_cmd_req() 367 cmd->cmd_idx, status); in stm32_sdmmc2_send_cmd_req() 391 assert(cmd != NULL); in stm32_sdmmc2_send_cmd() 405 if (cmd->cmd_idx != MMC_CMD(8)) { in stm32_sdmmc2_send_cmd() 470 struct mmc_cmd cmd; in stm32_sdmmc2_prepare() local 499 cmd.cmd_idx = MMC_CMD(16); in stm32_sdmmc2_prepare() 500 cmd.cmd_arg = arg_size; in stm32_sdmmc2_prepare() [all …]
|
/tf-a-ffa_el3_spmc/plat/brcm/board/stingray/src/ |
A D | scp_cmd.c | 29 resp->cmd = code & SCP_CMD_MASK; in scp_read_response() 40 int scp_send_cmd(uint32_t cmd, uint32_t param, uint32_t timeout) in scp_send_cmd() argument 44 mmio_write_32(CRMU_MAIL_BOX0, cmd); in scp_send_cmd() 52 (scp_resp.cmd == cmd)) { in scp_send_cmd()
|
/tf-a-ffa_el3_spmc/drivers/imx/usdhc/ |
A D | imx_usdhc.c | 117 assert(cmd); in imx_usdhc_send_cmd() 133 switch (cmd->cmd_idx) { in imx_usdhc_send_cmd() 165 if (cmd->resp_type & MMC_RSP_48 && cmd->resp_type != MMC_RESPONSE_R2) in imx_usdhc_send_cmd() 167 else if (cmd->resp_type & MMC_RSP_136) in imx_usdhc_send_cmd() 169 else if (cmd->resp_type & MMC_RSP_BUSY) in imx_usdhc_send_cmd() 172 if (cmd->resp_type & MMC_RSP_CMD_IDX) in imx_usdhc_send_cmd() 175 if (cmd->resp_type & MMC_RSP_CRC) in imx_usdhc_send_cmd() 178 xfertype |= XFERTYPE_CMD(cmd->cmd_idx); in imx_usdhc_send_cmd() 198 cmd->cmd_idx, state, err); in imx_usdhc_send_cmd() 203 if (cmd->resp_type & MMC_RSP_136) { in imx_usdhc_send_cmd() [all …]
|
/tf-a-ffa_el3_spmc/plat/mediatek/mt8195/drivers/dp/ |
A D | mt_dp.c | 22 int32_t dp_secure_handler(uint64_t cmd, uint64_t para, uint32_t *val) in dp_secure_handler() argument 30 if ((cmd > DP_ATF_CMD_COUNT) || (val == NULL)) { in dp_secure_handler() 31 INFO("dp_secure_handler error cmd 0x%llx\n", cmd); in dp_secure_handler() 35 switch (cmd) { in dp_secure_handler()
|
/tf-a-ffa_el3_spmc/drivers/marvell/ |
A D | mci.c | 323 mci_mmio_write_32(MCI_ACCESS_CMD_REG(mci_idx), cmd); in mci_read() 732 uint32_t cmd, data; in mci_get_link_status() local 736 if (mci_read(0, cmd, &data)) { in mci_get_link_status() 752 uint32_t cmd, data; in mci_turn_link_down() local 762 rval = mci_write(0, cmd, data); in mci_turn_link_down() 773 rval = mci_write(0, cmd, data); in mci_turn_link_down() 781 mci_write(0, cmd, data); in mci_turn_link_down() 785 rval = mci_write(0, cmd, data); in mci_turn_link_down() 797 rval = mci_write(0, cmd, data); in mci_turn_link_down() 806 uint32_t cmd, data; in mci_turn_link_on() local [all …]
|
/tf-a-ffa_el3_spmc/drivers/rpi3/sdhost/ |
A D | rpi3_sdhost.c | 21 static int rpi3_sdhost_send_cmd(struct mmc_cmd *cmd); 103 switch (cmd & HC_CMD_COMMAND_MASK) { in send_command_decorated() 127 send_command_raw(cmd | cmd_flags, arg); in send_command_decorated() 258 static int rpi3_sdhost_send_cmd(struct mmc_cmd *cmd) in rpi3_sdhost_send_cmd() argument 274 cmd_idx = cmd->cmd_idx & HC_CMD_COMMAND_MASK; in rpi3_sdhost_send_cmd() 276 cmd_arg = cmd->cmd_arg; in rpi3_sdhost_send_cmd() 301 if ((cmd->resp_type & MMC_RSP_136) && in rpi3_sdhost_send_cmd() 302 (cmd->resp_type & MMC_RSP_BUSY)) { in rpi3_sdhost_send_cmd() 307 if (cmd->resp_type & MMC_RSP_48 && cmd->resp_type != MMC_RESPONSE_R2) { in rpi3_sdhost_send_cmd() 311 } else if (cmd->resp_type & MMC_RSP_136) { in rpi3_sdhost_send_cmd() [all …]
|
/tf-a-ffa_el3_spmc/plat/brcm/board/stingray/include/ |
A D | scp_cmd.h | 13 int cmd; member 23 int scp_send_cmd(uint32_t cmd, uint32_t param, uint32_t timeout);
|
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/drivers/bpmp_ipc/ |
A D | intf.h | 70 uint32_t cmd; member 125 #define make_mrq_clk_cmd(cmd, id) (((cmd) << 24) | (id & 0xFFFFFF)) argument
|
/tf-a-ffa_el3_spmc/drivers/renesas/common/emmc/ |
A D | emmc_utility.c | 126 void emmc_make_nontrans_cmd(HAL_MEMCARD_COMMAND cmd, uint32_t arg) in emmc_make_nontrans_cmd() argument 129 mmc_drv_obj.cmd_info.cmd = cmd; in emmc_make_nontrans_cmd() 133 cmd_reg_hw[cmd & HAL_MEMCARD_COMMAND_INDEX_MASK]; in emmc_make_nontrans_cmd() 144 switch (mmc_drv_obj.cmd_info.cmd & HAL_MEMCARD_RESPONSE_TYPE_MASK) { in emmc_make_nontrans_cmd() 175 void emmc_make_trans_cmd(HAL_MEMCARD_COMMAND cmd, uint32_t arg, in emmc_make_trans_cmd() argument 181 emmc_make_nontrans_cmd(cmd, arg); /* update common information */ in emmc_make_trans_cmd()
|
A D | emmc_def.h | 63 void emmc_make_nontrans_cmd(HAL_MEMCARD_COMMAND cmd, uint32_t arg); 64 void emmc_make_trans_cmd(HAL_MEMCARD_COMMAND cmd, uint32_t arg,
|
/tf-a-ffa_el3_spmc/drivers/mtd/nand/ |
A D | spi_nand.c | 37 op.cmd.opcode = SPI_NAND_OP_GET_FEATURE; in spi_nand_reg() 39 op.cmd.opcode = SPI_NAND_OP_SET_FEATURE; in spi_nand_reg() 42 op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_reg() 134 op.cmd.opcode = SPI_NAND_OP_RESET; in spi_nand_reset() 135 op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_reset() 150 op.cmd.opcode = SPI_NAND_OP_READ_ID; in spi_nand_read_id() 151 op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_read_id() 170 op.cmd.opcode = SPI_NAND_OP_LOAD_PAGE; in spi_nand_load_page() 171 op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in spi_nand_load_page() 277 spinand_dev.spi_read_cache_op.cmd.opcode = SPI_NAND_OP_READ_FROM_CACHE; in spi_nand_init() [all …]
|
/tf-a-ffa_el3_spmc/plat/mediatek/mt8183/drivers/mcdi/ |
A D | mtk_mcdi.c | 169 uint32_t cmd = mcdi_mbox_read(MCDI_MBOX_HP_CMD); in mcdi_hotplug_clr() local 172 if (!(cmd & tgt)) in mcdi_hotplug_clr() 179 cmd &= ~tgt; in mcdi_hotplug_clr() 180 mcdi_mbox_write(MCDI_MBOX_HP_CMD, cmd); in mcdi_hotplug_clr() 187 uint32_t cmd = mcdi_mbox_read(MCDI_MBOX_HP_CMD); in mcdi_hotplug_set() local 190 if ((cmd & tgt) == tgt) in mcdi_hotplug_set() 197 cmd |= tgt; in mcdi_hotplug_set() 198 mcdi_mbox_write(MCDI_MBOX_HP_CMD, cmd); in mcdi_hotplug_set()
|
/tf-a-ffa_el3_spmc/include/drivers/brcm/ |
A D | sf.h | 85 int spi_flash_cmd_read(const uint8_t *cmd, size_t cmd_len, 87 int spi_flash_cmd(uint8_t cmd, void *response, size_t len); 88 int spi_flash_cmd_write(const uint8_t *cmd, size_t cmd_len,
|
/tf-a-ffa_el3_spmc/drivers/synopsys/emmc/ |
A D | dw_mmc.c | 124 static int dw_send_cmd(struct mmc_cmd *cmd); 226 static int dw_send_cmd(struct mmc_cmd *cmd) in dw_send_cmd() argument 232 assert(cmd); in dw_send_cmd() 236 switch (cmd->cmd_idx) { in dw_send_cmd() 269 switch (cmd->resp_type) { in dw_send_cmd() 291 mmio_write_32(base + DWMMC_CMDARG, cmd->cmd_arg); in dw_send_cmd() 292 mmio_write_32(base + DWMMC_CMD, op | cmd->cmd_idx); in dw_send_cmd() 312 cmd->resp_data[0] = mmio_read_32(base + DWMMC_RESP0); in dw_send_cmd() 314 cmd->resp_data[1] = mmio_read_32(base + DWMMC_RESP1); in dw_send_cmd() 315 cmd->resp_data[2] = mmio_read_32(base + DWMMC_RESP2); in dw_send_cmd() [all …]
|
/tf-a-ffa_el3_spmc/drivers/nxp/sd/ |
A D | sd_mmc.c | 206 cmd); in esdhc_send_cmd() 210 if (cmd == CMD2 || cmd == CMD9) { in esdhc_send_cmd() 212 } else if (cmd == CMD7 || (cmd == CMD6 && mmc->card.type == MMC_CARD)) { in esdhc_send_cmd() 218 if (cmd == CMD2 || cmd == CMD9) { in esdhc_send_cmd() 220 } else if ((cmd != CMD0) && (cmd != ACMD41) && (cmd != CMD1)) { in esdhc_send_cmd() 224 if ((cmd == CMD8 || cmd == CMD14 || cmd == CMD19) && in esdhc_send_cmd() 227 if (cmd != CMD19) { in esdhc_send_cmd() 232 if (cmd == CMD6 || cmd == CMD17 || cmd == CMD18 || cmd == CMD24 || in esdhc_send_cmd() 233 cmd == ACMD51) { in esdhc_send_cmd() 243 if (cmd == CMD18) { in esdhc_send_cmd() [all …]
|
/tf-a-ffa_el3_spmc/plat/brcm/board/stingray/driver/ |
A D | swreg.c | 160 uint32_t cmd; in write_swreg_config() local 163 cmd = BSTI_CMD(0x1, BSTI_WRITE, reg_id, addr, BSTI_COMMAND_TA, data); in write_swreg_config() 165 mmio_write_32(BSTI_COMMAND_OFFSET, cmd); in write_swreg_config() 177 uint32_t cmd; in read_swreg_config() local 180 cmd = BSTI_CMD(0x1, BSTI_READ, reg_id, addr, BSTI_COMMAND_TA, PHY_REG0); in read_swreg_config() 182 mmio_write_32(BSTI_COMMAND_OFFSET, cmd); in read_swreg_config()
|
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/soc/t194/drivers/mce/ |
A D | mce.c | 41 int32_t mce_command_handler(uint64_t cmd, uint64_t arg0, uint64_t arg1, in mce_command_handler() argument 46 switch (cmd) { in mce_command_handler() 72 ERROR("unknown MCE command (%llu)\n", cmd); in mce_command_handler()
|
/tf-a-ffa_el3_spmc/plat/st/stm32mp1/ |
A D | stm32mp1_boot_device.c | 143 device->spi_read_cache_op.cmd.opcode = SPI_NAND_OP_READ_FROM_CACHE_4X; in plat_get_spi_nand_data() 144 device->spi_read_cache_op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in plat_get_spi_nand_data() 162 device->read_op.cmd.opcode = SPI_NOR_OP_READ_1_1_4; in plat_get_nor_data() 163 device->read_op.cmd.buswidth = SPI_MEM_BUSWIDTH_1_LINE; in plat_get_nor_data()
|
/tf-a-ffa_el3_spmc/plat/intel/soc/common/include/ |
A D | socfpga_mailbox.h | 145 int mailbox_send_cmd(uint32_t job_id, uint32_t cmd, uint32_t *args, 148 int mailbox_send_cmd_async(uint32_t *job_id, uint32_t cmd, uint32_t *args, 158 int intel_mailbox_get_config_status(uint32_t cmd);
|