Home
last modified time | relevance | path

Searched refs:el_status (Results 1 – 13 of 13) sorted by relevance

/tf-a-ffa_el3_spmc/plat/intel/soc/common/aarch64/
A Dplatform_common.c42 unsigned long el_status; in socfpga_get_spsr_for_bl33_entry() local
47 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in socfpga_get_spsr_for_bl33_entry()
48 el_status &= ID_AA64PFR0_ELX_MASK; in socfpga_get_spsr_for_bl33_entry()
50 mode = (el_status) ? MODE_EL2 : MODE_EL1; in socfpga_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/marvell/armada/common/aarch64/
A Dmarvell_common.c110 unsigned long el_status; in marvell_get_spsr_for_bl33_entry() local
115 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in marvell_get_spsr_for_bl33_entry()
116 el_status &= ID_AA64PFR0_ELX_MASK; in marvell_get_spsr_for_bl33_entry()
118 mode = (el_status) ? MODE_EL2 : MODE_EL1; in marvell_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8m/imx8mm/
A Dimx8mm_bl31_setup.c63 unsigned long el_status; in get_spsr_for_bl33_entry() local
68 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
69 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
71 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8m/imx8mn/
A Dimx8mn_bl31_setup.c63 unsigned long el_status; in get_spsr_for_bl33_entry() local
68 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
69 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
71 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8m/imx8mp/
A Dimx8mp_bl31_setup.c61 unsigned long el_status; in get_spsr_for_bl33_entry() local
66 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
67 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
69 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/hisilicon/poplar/
A Dbl2_plat_setup.c63 unsigned long el_status; in poplar_get_spsr_for_bl33_entry() local
68 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in poplar_get_spsr_for_bl33_entry()
69 el_status &= ID_AA64PFR0_ELX_MASK; in poplar_get_spsr_for_bl33_entry()
71 mode = (el_status) ? MODE_EL2 : MODE_EL1; in poplar_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/intel/soc/agilex/
A Dbl2_plat_setup.c140 unsigned long el_status; in get_spsr_for_bl33_entry() local
145 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
146 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
148 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/intel/soc/stratix10/
A Dbl2_plat_setup.c136 unsigned long el_status; in get_spsr_for_bl33_entry() local
141 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
142 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
144 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/socionext/synquacer/
A Dsq_bl31_setup.c50 unsigned long el_status; in sq_get_spsr_for_bl33_entry() local
55 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in sq_get_spsr_for_bl33_entry()
56 el_status &= ID_AA64PFR0_ELX_MASK; in sq_get_spsr_for_bl33_entry()
58 mode = (el_status) ? MODE_EL2 : MODE_EL1; in sq_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/ti/k3/common/
A Dk3_bl31_setup.c45 unsigned long el_status; in k3_get_spsr_for_bl33_entry() local
50 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in k3_get_spsr_for_bl33_entry()
51 el_status &= ID_AA64PFR0_ELX_MASK; in k3_get_spsr_for_bl33_entry()
53 mode = (el_status) ? MODE_EL2 : MODE_EL1; in k3_get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8m/imx8mq/
A Dimx8mq_bl31_setup.c91 unsigned long el_status; in get_spsr_for_bl33_entry() local
96 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
97 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
99 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8qx/
A Dimx8qx_bl31_setup.c86 unsigned long el_status; in get_spsr_for_bl33_entry() local
91 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
92 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
94 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()
/tf-a-ffa_el3_spmc/plat/imx/imx8qm/
A Dimx8qm_bl31_setup.c75 unsigned long el_status; in get_spsr_for_bl33_entry() local
80 el_status = read_id_aa64pfr0_el1() >> ID_AA64PFR0_EL2_SHIFT; in get_spsr_for_bl33_entry()
81 el_status &= ID_AA64PFR0_ELX_MASK; in get_spsr_for_bl33_entry()
83 mode = (el_status) ? MODE_EL2 : MODE_EL1; in get_spsr_for_bl33_entry()

Completed in 14 milliseconds