Home
last modified time | relevance | path

Searched refs:get_gpregs_ctx (Results 1 – 24 of 24) sorted by relevance

/tf-a-ffa_el3_spmc/plat/qti/qtiseclib/src/
A Dqtiseclib_cb_interface.c146 qti_ns_ctx->x0 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X0); in qtiseclib_cb_get_ns_ctx()
147 qti_ns_ctx->x1 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X1); in qtiseclib_cb_get_ns_ctx()
148 qti_ns_ctx->x2 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X2); in qtiseclib_cb_get_ns_ctx()
149 qti_ns_ctx->x3 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X3); in qtiseclib_cb_get_ns_ctx()
150 qti_ns_ctx->x4 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X4); in qtiseclib_cb_get_ns_ctx()
151 qti_ns_ctx->x5 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X5); in qtiseclib_cb_get_ns_ctx()
152 qti_ns_ctx->x6 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X6); in qtiseclib_cb_get_ns_ctx()
153 qti_ns_ctx->x7 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X7); in qtiseclib_cb_get_ns_ctx()
154 qti_ns_ctx->x8 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X8); in qtiseclib_cb_get_ns_ctx()
155 qti_ns_ctx->x9 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X9); in qtiseclib_cb_get_ns_ctx()
[all …]
/tf-a-ffa_el3_spmc/include/arch/aarch64/
A Dsmccc_helpers.h23 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X0), (_x0)); \
27 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X1), (_x1)); \
31 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X2), (_x2)); \
35 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X3), (_x3)); \
39 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X4), (_x4)); \
43 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X5), (_x5)); \
47 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X6), (_x6)); \
51 write_ctx_reg((get_gpregs_ctx(_h)), (CTX_GPREG_X7), (_x7)); \
60 read_ctx_reg((get_gpregs_ctx(_h)), (_g))
62 write_ctx_reg((get_gpregs_ctx(_h)), (_g), (_v))
[all …]
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/soc/t194/
A Dplat_sip_calls.c68 write_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X1, per[0]); in plat_sip_handler()
69 write_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X2, per[1]); in plat_sip_handler()
70 write_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X3, per[2]); in plat_sip_handler()
91 write_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X1, local_x1); in plat_sip_handler()
/tf-a-ffa_el3_spmc/services/spd/opteed/
A Dopteed_main.c249 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), in opteed_smc_handler()
251 read_ctx_reg(get_gpregs_ctx(handle), in opteed_smc_handler()
253 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), in opteed_smc_handler()
255 read_ctx_reg(get_gpregs_ctx(handle), in opteed_smc_handler()
257 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), in opteed_smc_handler()
259 read_ctx_reg(get_gpregs_ctx(handle), in opteed_smc_handler()
262 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), in opteed_smc_handler()
264 read_ctx_reg(get_gpregs_ctx(handle), in opteed_smc_handler()
A Dopteed_pm.c71 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), CTX_GPREG_X0, in opteed_cpu_suspend_handler()
141 write_ctx_reg(get_gpregs_ctx(&optee_ctx->cpu_ctx), in opteed_cpu_suspend_finish_handler()
/tf-a-ffa_el3_spmc/services/std_svc/spm/common/
A Dlogical_mm_sp.c69 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X0, smc_fid); in spmc_sp_call()
70 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X1, 0); in spmc_sp_call()
71 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X2, 0); in spmc_sp_call()
72 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X3, comm_buffer_address); in spmc_sp_call()
73 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X4, comm_size); in spmc_sp_call()
74 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X5, 0); in spmc_sp_call()
75 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X6, core_pos); in spmc_sp_call()
/tf-a-ffa_el3_spmc/services/std_svc/spm/spmc/
A Dspmc_pm.c131 spmc_build_pm_message(get_gpregs_ctx(&ec->cpu_ctx), in spmc_cpu_off_handler()
149 resp = read_ctx_reg(get_gpregs_ctx(&ec->cpu_ctx), CTX_GPREG_X0); in spmc_cpu_off_handler()
156 resp = read_ctx_reg(get_gpregs_ctx(&ec->cpu_ctx), CTX_GPREG_X2); in spmc_cpu_off_handler()
175 return read_ctx_reg(get_gpregs_ctx(&ec->cpu_ctx), CTX_GPREG_X3); in spmc_cpu_off_handler()
A Dspmc_setup.c151 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_SP_EL0, in spmc_el0_sp_setup()
183 write_ctx_reg(get_gpregs_ctx(&sp->ec[get_ec_index(sp)].cpu_ctx), in spmc_el1_sp_setup()
/tf-a-ffa_el3_spmc/services/spd/tlkd/
A Dtlkd_pm.c54 gp_regs = get_gpregs_ctx(&tlk_ctx.cpu_ctx); in cpu_suspend_handler()
87 gp_regs = get_gpregs_ctx(&tlk_ctx.cpu_ctx); in cpu_resume_handler()
A Dtlkd_main.c330 gp_regs = get_gpregs_ctx(&tlk_ctx.cpu_ctx); in tlkd_smc_handler()
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/soc/t186/
A Dplat_sip_calls.c116 write_ctx_reg(get_gpregs_ctx(handle), in plat_sip_handler()
145 write_ctx_reg(get_gpregs_ctx(handle), in plat_sip_handler()
147 write_ctx_reg(get_gpregs_ctx(handle), in plat_sip_handler()
/tf-a-ffa_el3_spmc/plat/rockchip/rk3399/
A Dplat_sip_calls.c70 x5 = read_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X5); in rockchip_plat_sip_handler()
71 x6 = read_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X6); in rockchip_plat_sip_handler()
/tf-a-ffa_el3_spmc/include/lib/el3_runtime/aarch64/
A Dcontext.h437 #define get_gpregs_ctx(h) (&((cpu_context_t *) h)->gpregs_ctx) macro
474 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X0, x0); \
477 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X1, x1); \
481 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X2, x2); \
485 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X3, x3); \
489 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X4, x4); \
493 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X5, x5); \
497 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X6, x6); \
501 write_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X7, x7); \
/tf-a-ffa_el3_spmc/services/std_svc/spm/spm_mm/
A Dspm_mm_main.c115 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_SP_EL0, in spm_mm_setup()
237 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X0, smc_fid); in spm_mm_sp_call()
238 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X1, x1); in spm_mm_sp_call()
239 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X2, x2); in spm_mm_sp_call()
240 write_ctx_reg(get_gpregs_ctx(cpu_ctx), CTX_GPREG_X3, x3); in spm_mm_sp_call()
/tf-a-ffa_el3_spmc/services/std_svc/spmd/
A Dspmd_pm.c131 spmd_build_spmc_message(get_gpregs_ctx(&ctx->cpu_ctx), PSCI_CPU_OFF); in spmd_cpu_off_handler()
139 u_register_t ffa_resp_func = read_ctx_reg(get_gpregs_ctx(&ctx->cpu_ctx), in spmd_cpu_off_handler()
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/soc/t210/
A Dplat_sip_calls.c84 write_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X1, val); in plat_sip_handler()
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/common/
A Dtegra_fiq_glue.c130 gp_regs_t *gpregs_ctx = get_gpregs_ctx(ctx); in tegra_fiq_get_intr_context()
/tf-a-ffa_el3_spmc/services/spd/tspd/
A Dtspd_pm.c160 write_ctx_reg(get_gpregs_ctx(&tsp_ctx->cpu_ctx), in tspd_cpu_suspend_finish_handler()
/tf-a-ffa_el3_spmc/services/spd/trusty/
A Dtrusty.c158 (void)memcpy(&ctx->fiq_gpregs, get_gpregs_ctx(handle), sizeof(ctx->fiq_gpregs)); in trusty_fiq_handler()
220 (void)memcpy(get_gpregs_ctx(handle), &ctx->fiq_gpregs, sizeof(ctx->fiq_gpregs)); in trusty_fiq_exit()
/tf-a-ffa_el3_spmc/services/std_svc/sdei/
A Dsdei_intr_mgmt.c164 tgt_gpregs = get_gpregs_ctx(tgt_ctx); in save_event_ctx()
185 tgt_gpregs = get_gpregs_ctx(tgt_ctx); in restore_event_ctx()
/tf-a-ffa_el3_spmc/bl31/
A Dehf.c352 write_ctx_reg(get_gpregs_ctx(ns_ctx), CTX_GPREG_X0, preempt_ret_code); in ehf_allow_ns_preemption()
/tf-a-ffa_el3_spmc/plat/qti/common/src/
A Dqti_syscall.c161 u_register_t x5 = read_ctx_reg(get_gpregs_ctx(handle), CTX_GPREG_X5); in qti_sip_mem_assign()
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/soc/t186/drivers/mce/
A Dmce.c160 gp_regs_t *gp_regs = get_gpregs_ctx(cm_get_context(NON_SECURE)); in mce_command_handler()
/tf-a-ffa_el3_spmc/lib/el3_runtime/aarch64/
A Dcontext_mgmt.c324 gp_regs = get_gpregs_ctx(ctx); in cm_setup_context()

Completed in 35 milliseconds