| /tf-a-ffa_el3_spmc/plat/st/stm32mp1/ |
| A D | stm32mp1_security.c | 49 static void tzc400_add_region(unsigned long long region_base, in tzc400_add_region() argument
63 tzc400_configure_region(STM32MP1_FILTER_BIT_ALL, region_nb, region_base, in tzc400_add_region()
75 unsigned long long region_base, region_top; in init_tzc400() local
88 region_base = ddr_base; in init_tzc400()
90 tzc400_add_region(region_base, region_top, false); in init_tzc400()
94 region_base = region_top + 1U; in init_tzc400()
96 tzc400_add_region(region_base, region_top, true); in init_tzc400()
101 region_base = region_top + 1U; in init_tzc400()
103 tzc400_add_region(region_base, region_top, false); in init_tzc400()
|
| /tf-a-ffa_el3_spmc/plat/arm/css/sgi/include/ |
| A D | sgi_dmc620_tzc_regions.h | 15 .region_base = ARM_AP_TZC_DRAM1_BASE, \
19 .region_base = PLAT_SP_IMAGE_NS_BUF_BASE, \
23 .region_base = PLAT_ARM_SP_IMAGE_STACK_BASE, \
30 .region_base = ARM_AP_TZC_DRAM1_BASE, \
|
| /tf-a-ffa_el3_spmc/drivers/arm/tzc/ |
| A D | tzc_common_private.h | 28 unsigned long long region_base) \
35 (uint32_t)region_base); \
41 (uint32_t)(region_base >> 32)); \
130 unsigned long long region_base, \
140 "\n", region_base, region_top); \
153 region_no, region_base); \
|
| A D | tzc_dmc620.c | 55 unsigned long long region_base, in tzc_dmc620_configure_region() argument
72 assert(((region_base | (region_top + 1U)) & (4096U - 1U)) == 0U); in tzc_dmc620_configure_region()
76 min_31_00 = (uint32_t)((region_base & MASK_31_16) | sec_attr); in tzc_dmc620_configure_region()
77 min_47_32 = (uint32_t)((region_base & MASK_47_32) in tzc_dmc620_configure_region()
169 g_plat_config_data->plat_acc_addr_data[i].region_base, in arm_tzc_dmc620_setup()
|
| A D | tzc380.c | 83 void tzc380_configure_region(uint8_t region, uintptr_t region_base, unsigned int attr) in tzc380_configure_region() argument
89 tzc380_write_region_base_low(tzc380.base, region, addr_low(region_base)); in tzc380_configure_region()
90 tzc380_write_region_base_high(tzc380.base, region, addr_high(region_base)); in tzc380_configure_region()
|
| A D | tzc_dmc500.c | 178 unsigned long long region_base, in tzc_dmc500_configure_region() argument
194 (region_base < region_top))); in tzc_dmc500_configure_region()
197 assert(((region_base | (region_top + 1U)) & (4096U - 1U)) == 0U); in tzc_dmc500_configure_region()
205 region_no, region_base, region_top, in tzc_dmc500_configure_region()
|
| A D | tzc400.c | 241 unsigned long long region_base, in tzc400_configure_region() argument
262 (region_base < region_top)); in tzc400_configure_region()
265 assert(((region_base | (region_top + 1U)) & (4096U - 1U)) == 0U); in tzc400_configure_region()
269 _tzc400_configure_region(tzc400.base, filters, region, region_base, in tzc400_configure_region()
|
| /tf-a-ffa_el3_spmc/plat/hisilicon/hikey/ |
| A D | hikey_security.c | 69 static void sec_protect(uint32_t region_base, uint32_t region_size, in sec_protect() argument
82 assert(!(region_base & (region_size - 1))); in sec_protect()
85 region_base); in sec_protect()
93 rgn_map->rgn_base_addr = region_base >> 16; in sec_protect()
|
| /tf-a-ffa_el3_spmc/include/drivers/arm/ |
| A D | tzc400.h | 108 unsigned long long region_base,
132 unsigned long long region_base, in tzc_configure_region() argument
137 tzc400_configure_region(filters, region, region_base, in tzc_configure_region()
|
| A D | tzc380.h | 139 uintptr_t region_base,
148 uintptr_t region_base, in tzc_configure_region() argument
151 tzc380_configure_region(region, region_base, attr); in tzc_configure_region()
|
| A D | tzc_dmc620.h | 84 const unsigned long long region_base; member
|
| A D | tzc_dmc500.h | 141 unsigned long long region_base,
|
| /tf-a-ffa_el3_spmc/drivers/arm/ccn/ |
| A D | ccn.c | 33 uintptr_t region_base; in ccn_reg_read() local
38 region_base = periphbase + region_id_to_base(region_id); in ccn_reg_read()
39 return mmio_read_64(region_base + register_offset); in ccn_reg_read()
53 uintptr_t region_base; in ccn_reg_write() local
58 region_base = periphbase + region_id_to_base(region_id); in ccn_reg_write()
59 mmio_write_64(region_base + register_offset, value); in ccn_reg_write()
|