Home
last modified time | relevance | path

Searched refs:wait (Results 1 – 9 of 9) sorted by relevance

/tf-a-ffa_el3_spmc/include/drivers/rambus/
A Dtrng_ip_76.h14 int32_t eip76_rng_read_rand_buf(void *data, bool wait);
/tf-a-ffa_el3_spmc/drivers/renesas/common/emmc/
A Demmc_cmd.c132 uint32_t dataL, wait = 0; in emmc_WaitCmd2Cmd_8Cycle() local
146 wait = 10U; in emmc_WaitCmd2Cmd_8Cycle()
149 wait = 20U; in emmc_WaitCmd2Cmd_8Cycle()
152 wait = 30U; in emmc_WaitCmd2Cmd_8Cycle()
156 rcar_micro_delay(wait); in emmc_WaitCmd2Cmd_8Cycle()
/tf-a-ffa_el3_spmc/drivers/rambus/
A Dtrng_ip_76.c164 int32_t eip76_rng_read_rand_buf(void *data, bool wait) in eip76_rng_read_rand_buf() argument
174 if (present || !wait) { in eip76_rng_read_rand_buf()
/tf-a-ffa_el3_spmc/docs/process/
A Dfaq.rst32 maintainers may not wait for external review comments to merge trivial
33 bug-fixes but may wait up to a week to merge major changes, or ones requiring
A Dcoding-guidelines.rst331 operation, it must not wait indefinitely. It must have a mechanism (for example,
/tf-a-ffa_el3_spmc/docs/plat/
A Drpi3.rst178 cold boot, all secondary cores wait in a loop until they are given given an
182 has to call ``PSCI_CPU_ON`` to release the secondary CPUs from the wait loop.
183 The payload then makes them wait in another waitloop listening from messages
/tf-a-ffa_el3_spmc/docs/perf/
A Dpsci-performance-juno.rst105 observed due to TF PSCI lock contention. In the worst case, CPU 3 has to wait
/tf-a-ffa_el3_spmc/docs/getting_started/
A Dbuild-options.rst775 functions that wait for an arbitrary time length (udelay and mdelay). The
/tf-a-ffa_el3_spmc/docs/
A Dchange-log.rst1980 - ufs: Extend the delay after reset to wait for some slower chips

Completed in 18 milliseconds