| /tf-a-ffa_el3_spmc/bl2/aarch64/ |
| A D | bl2_el3_entrypoint.S | 26 mov x20, x0
44 mov x0, x20
77 mov x20,x0
98 ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
102 ldp x6, x7, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x30)]
103 ldp x4, x5, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x20)]
104 ldp x2, x3, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x10)]
105 ldp x0, x1, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x0)]
|
| A D | bl2_entrypoint.S | 22 mov x20, x0
114 mov x0, x20
|
| /tf-a-ffa_el3_spmc/bl31/aarch64/ |
| A D | bl31_entrypoint.S | 30 mov x20, x0
76 mov x20, 0
86 mov x0, x20
219 mov x20, x30
221 mov x30, x20
|
| A D | runtime_exceptions.S | 227 mov x20, sp
272 mov x2, x20
|
| /tf-a-ffa_el3_spmc/bl1/aarch64/ |
| A D | bl1_exceptions.S | 176 mov x20, x1
178 mov x0, x20
181 ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
198 mov x0, x20
201 ldp x6, x7, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x30)]
202 ldp x4, x5, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x20)]
203 ldp x2, x3, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x10)]
204 ldp x0, x1, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x0)]
|
| /tf-a-ffa_el3_spmc/services/spd/tspd/ |
| A D | tspd_helpers.S | 28 stp x19, x20, [sp, #TSPD_C_RT_CTX_X19]
62 ldp x19, x20, [x0, #(TSPD_C_RT_CTX_X19 - TSPD_C_RT_CTX_SIZE)]
|
| /tf-a-ffa_el3_spmc/bl2u/aarch64/ |
| A D | bl2u_entrypoint.S | 21 mov x20, x1
103 mov x0, x20
|
| /tf-a-ffa_el3_spmc/services/spd/opteed/ |
| A D | opteed_helpers.S | 28 stp x19, x20, [sp, #OPTEED_C_RT_CTX_X19]
62 ldp x19, x20, [x0, #(OPTEED_C_RT_CTX_X19 - OPTEED_C_RT_CTX_SIZE)]
|
| /tf-a-ffa_el3_spmc/services/spd/tlkd/ |
| A D | tlkd_helpers.S | 30 stp x19, x20, [sp, #TLKD_C_RT_CTX_X19]
63 ldp x19, x20, [x0, #(TLKD_C_RT_CTX_X19 - TLKD_C_RT_CTX_SIZE)]
|
| /tf-a-ffa_el3_spmc/services/std_svc/spm/common/aarch64/ |
| A D | spm_helpers.S | 28 stp x19, x20, [sp, #SP_C_RT_CTX_X19]
58 ldp x19, x20, [x0, #(SP_C_RT_CTX_X19 - SP_C_RT_CTX_SIZE)]
|
| /tf-a-ffa_el3_spmc/services/std_svc/spmd/aarch64/ |
| A D | spmd_helpers.S | 28 stp x19, x20, [sp, #SPMD_C_RT_CTX_X19]
57 ldp x19, x20, [x0, #(SPMD_C_RT_CTX_X19 - SPMD_C_RT_CTX_SIZE)]
|
| /tf-a-ffa_el3_spmc/plat/rockchip/common/aarch64/ |
| A D | plat_helpers.S | 106 and x20, x0, #MPIDR_CLUSTER_MASK
107 mov x0, x20
114 add x21, x19, x20, lsr #PLAT_RK_CLST_TO_CPUID_SHIFT
|
| /tf-a-ffa_el3_spmc/lib/libc/aarch64/ |
| A D | setjmp.S | 20 stp x19, x20, [x0, #JMP_CTX_X19]
49 ldp x19, x20, [x0, #JMP_CTX_X19]
|
| /tf-a-ffa_el3_spmc/lib/psci/aarch64/ |
| A D | psci_helpers.S | 32 stp x19, x20, [sp,#-16]!
70 ldp x19, x20, [sp], #16
|
| /tf-a-ffa_el3_spmc/services/spd/trusty/ |
| A D | trusty_helpers.S | 20 push x19, x20
37 pop x19, x20
|
| /tf-a-ffa_el3_spmc/plat/qti/qtiseclib/inc/ |
| A D | qtiseclib_defs.h | 63 uint64_t x20; member
|
| /tf-a-ffa_el3_spmc/plat/renesas/common/aarch64/ |
| A D | plat_helpers.S | 168 mov x20, x0
189 ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
|
| /tf-a-ffa_el3_spmc/fdts/ |
| A D | n1sdp.dtsi | 166 <0x42000000 0x09 0x00000000 0x09 0x00000000 0x20 0x00000000>;
189 <0x42000000 0x29 0x00000000 0x29 0x00000000 0x20 0x00000000>;
|
| A D | n1sdp-multi-chip.dts | 80 <0x42000000 0x09 0x00000000 0x409 0x00000000 0x20 0x00000000>;
|
| A D | fvp-ve-Cortex-A5x1.dts | 48 reg = <0x2c000620 0x20>;
|
| /tf-a-ffa_el3_spmc/lib/cpus/aarch64/ |
| A D | wa_cve_2017_5715_bpiall.S | 36 stp x20, x21, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X20]
300 ldp x20, x21, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X20]
|
| /tf-a-ffa_el3_spmc/lib/el3_runtime/aarch64/ |
| A D | context.S | 691 stp x20, x21, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X20]
734 mrs x20, APIAKeyLo_EL1 /* x21:x20 = APIAKey */
745 stp x20, x21, [x19, #CTX_PACIAKEY_LO]
818 ldp x20, x21, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_X20]
911 ldp x19, x20, [sp, #CTX_EL3STATE_OFFSET + CTX_CPTR_EL3]
918 msr S3_6_C1_C2_0, x20 /* zcr_el3 */
|
| /tf-a-ffa_el3_spmc/plat/qti/qtiseclib/src/ |
| A D | qtiseclib_cb_interface.c | 166 qti_ns_ctx->x20 = read_ctx_reg(get_gpregs_ctx(ctx), CTX_GPREG_X20); in qtiseclib_cb_get_ns_ctx()
|
| /tf-a-ffa_el3_spmc/plat/nxp/soc-lx2160a/aarch64/ |
| A D | lx2160a.S | 984 mov x20, #PMU_IPSTPCR5_OFFSET
985 ldr w14, [x1, x20]
1061 str w12, [x1, x20]
1260 mov x20, #PMU_IPSTPCR0_OFFSET
1261 str w9, [x1, x20]
|
| /tf-a-ffa_el3_spmc/plat/nvidia/tegra/common/aarch64/ |
| A D | tegra_helpers.S | 239 _end: mov x0, x20
|