Home
last modified time | relevance | path

Searched refs:ARM_DRAM2_BASE (Results 1 – 9 of 9) sorted by relevance

/trusted-firmware-a/plat/arm/common/
A Darm_pm.c119 if ((entrypoint >= ARM_DRAM2_BASE) && (entrypoint < in arm_validate_ns_entrypoint()
120 (ARM_DRAM2_BASE + ARM_DRAM2_SIZE))) { in arm_validate_ns_entrypoint()
A Darm_nor_psci_mem_protect.c29 {ARM_DRAM2_BASE, 1u << ONE_GB_SHIFT},
/trusted-firmware-a/plat/arm/board/fvp_ve/include/
A Dplatform_def.h29 #define ARM_DRAM2_BASE PLAT_ARM_DRAM2_BASE macro
31 #define ARM_DRAM2_END (ARM_DRAM2_BASE + \
101 ARM_DRAM2_BASE, \
/trusted-firmware-a/include/plat/arm/common/
A Dplat_arm.h48 {ARM_DRAM2_BASE, ARM_DRAM2_END, ARM_TZC_NS_DRAM_S_ACCESS, \
62 {ARM_DRAM2_BASE, ARM_DRAM2_END, ARM_TZC_NS_DRAM_S_ACCESS, \
71 {ARM_DRAM2_BASE, ARM_DRAM2_END, ARM_TZC_NS_DRAM_S_ACCESS, \
A Darm_def.h212 #define ARM_DRAM2_BASE PLAT_ARM_DRAM2_BASE macro
214 #define ARM_DRAM2_END (ARM_DRAM2_BASE + \
266 ARM_DRAM2_BASE, \
/trusted-firmware-a/plat/arm/board/n1sdp/
A Dn1sdp_bl31_setup.c108 zero_normalmem((void *)ARM_DRAM2_BASE, dram2_size); in dmc_ecc_setup()
109 flush_dcache_range(ARM_DRAM2_BASE, dram2_size); in dmc_ecc_setup()
/trusted-firmware-a/plat/arm/board/juno/
A Djuno_security.c52 {ARM_DRAM2_BASE, ARM_DRAM2_END,
/trusted-firmware-a/plat/arm/css/sgi/include/
A Dsgi_base_platform_def.h257 {CSS_SGI_REMOTE_CHIP_MEM_OFFSET(n) + ARM_DRAM2_BASE, \
/trusted-firmware-a/plat/arm/board/diphda/common/include/
A Dplatform_def.h136 #define ARM_DRAM2_BASE ARM_DRAM1_BASE macro

Completed in 10 milliseconds