Home
last modified time | relevance | path

Searched refs:ARM_SHARED_RAM_BASE (Results 1 – 8 of 8) sorted by relevance

/trusted-firmware-a/plat/arm/board/diphda/common/include/
A Dplatform_def.h148 #define ARM_SHARED_RAM_BASE ARM_TRUSTED_SRAM_BASE macro
158 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \
225 #define ARM_FW_CONFIG_BASE (ARM_SHARED_RAM_BASE \
227 #define ARM_FW_CONFIG_LIMIT (ARM_SHARED_RAM_BASE \
317 ARM_SHARED_RAM_BASE, \
/trusted-firmware-a/plat/arm/board/corstone700/common/include/
A Dplatform_def.h60 #define ARM_SHARED_RAM_BASE ARM_TRUSTED_SRAM_BASE macro
65 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \
185 ARM_SHARED_RAM_BASE, \
/trusted-firmware-a/plat/arm/common/
A Darm_pm.c193 assert((PLAT_ARM_TRUSTED_MAILBOX_BASE >= ARM_SHARED_RAM_BASE) && in plat_arm_program_trusted_mailbox()
195 (ARM_SHARED_RAM_BASE + ARM_SHARED_RAM_SIZE))); in plat_arm_program_trusted_mailbox()
A Darm_bl1_fwu.c29 .mem_base = ARM_SHARED_RAM_BASE,
/trusted-firmware-a/include/plat/arm/css/common/
A Dcss_def.h69 #define PLAT_ARM_SDS_MEM_BASE ARM_SHARED_RAM_BASE
79 #define PLAT_ARM_TRUSTED_MAILBOX_BASE (ARM_SHARED_RAM_BASE + ARM_SHARED_RAM_SIZE - 0x8)
/trusted-firmware-a/plat/arm/css/common/
A Dcss_bl2_setup.c80 zeromem((void *) ARM_SHARED_RAM_BASE, 128); in bl2_platform_setup()
/trusted-firmware-a/include/plat/arm/common/
A Darm_def.h67 #define ARM_SHARED_RAM_BASE ARM_TRUSTED_SRAM_BASE macro
71 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \
256 ARM_SHARED_RAM_BASE, \
/trusted-firmware-a/plat/arm/css/sgi/include/
A Dsgi_base_platform_def.h158 ARM_SHARED_RAM_BASE, \

Completed in 12 milliseconds