Home
last modified time | relevance | path

Searched refs:BASE_SUB_SLOT_NUM (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a/drivers/renesas/rcar/qos/
A Dqos_common.h17 ((126 * BASE_SUB_SLOT_NUM * 1000U) / 400)
20 ((252 * BASE_SUB_SLOT_NUM * 1000U) / 400)
45 ((SUB_SLOT_CYCLE_M3N * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
58 ((SUB_SLOT_CYCLE_H3_20 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
64 ((SUB_SLOT_CYCLE_H3_30 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
78 ((SUB_SLOT_CYCLE_H3N * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
95 ((SUB_SLOT_CYCLE_M3_11 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
97 ((SUB_SLOT_CYCLE_M3_30 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
101 #define BASE_SUB_SLOT_NUM 0x6U macro
105 ((SUB_SLOT_CYCLE * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
[all …]
/trusted-firmware-a/drivers/renesas/rzg/qos/
A Dqos_common.h16 ((126U * BASE_SUB_SLOT_NUM * 1000U) / 400U)
19 ((252U * BASE_SUB_SLOT_NUM * 1000U) / 400U)
35 ((SUB_SLOT_CYCLE_G2M_11 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
37 ((SUB_SLOT_CYCLE_G2M_30 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
50 ((SUB_SLOT_CYCLE_G2N * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
63 ((SUB_SLOT_CYCLE_G2H * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
79 #define BASE_SUB_SLOT_NUM 0x6U macro
83 ((SUB_SLOT_CYCLE * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
86 #define SL_INIT_SLOTSSLOT ((BASE_SUB_SLOT_NUM - 1U) << 16U)
/trusted-firmware-a/drivers/renesas/common/ddr/ddr_b/
A Dboot_init_dram.c133 #define BASE_SUB_SLOT_NUM (0x6U) macro
136 ((SUB_SLOT_CYCLE * BASE_SUB_SLOT_NUM * 1000U) / \

Completed in 9 milliseconds