Home
last modified time | relevance | path

Searched refs:BL2_LIMIT (Results 1 – 25 of 34) sorted by relevance

12

/trusted-firmware-a/plat/nxp/soc-ls1028a/ls1028ardb/
A Dplat_def.h47 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
50 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
52 #define BL2_TEXT_LIMIT (BL2_LIMIT)
/trusted-firmware-a/plat/layerscape/board/ls1043/include/
A Dplatform_def.h110 #define BL2_LIMIT (BL2_BASE + PLAT_LS_MAX_BL2_SIZE) macro
117 #define BL2_LIMIT (BL2_BASE + PLAT_LS_MAX_BL2_SIZE) macro
125 #define BL1_RW_BASE BL2_LIMIT
/trusted-firmware-a/plat/nxp/soc-lx2160a/lx2160aqds/
A Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/trusted-firmware-a/plat/nxp/soc-lx2160a/lx2160ardb/
A Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/trusted-firmware-a/plat/nxp/soc-lx2160a/lx2162aqds/
A Dplat_def.h52 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE \ macro
55 #define BL2_LIMIT (NXP_OCRAM_ADDR + NXP_OCRAM_SIZE) macro
/trusted-firmware-a/plat/brcm/board/stingray/include/
A Dplatform_def.h113 #define BL2_LIMIT (BL2_BASE + 0x40000) macro
119 #define BL2_LIMIT (BL2_BASE + 0x40000) macro
125 #define BL2_LIMIT (BRCM_BL_RAM_BASE + BRCM_BL_RAM_SIZE) macro
/trusted-firmware-a/plat/hisilicon/hikey960/include/
A Dplatform_def.h62 #define BL2_LIMIT (BL2_BASE + 0x58000) /* 1AC5_8000 */ macro
67 #define BL31_BASE (BL2_LIMIT) /* 1AC5_8000 */
/trusted-firmware-a/bl2/
A Dbl2.ld.S15 RAM (rwx): ORIGIN = BL2_BASE, LENGTH = BL2_LIMIT - BL2_BASE
124 ASSERT(. <= BL2_LIMIT, "BL2 image has exceeded its limit.")
A Dbl2_el3.ld.S19 RAM (rwx): ORIGIN = BL2_BASE, LENGTH = BL2_LIMIT - BL2_BASE
171 ASSERT(. <= BL2_LIMIT, "BL2 image has exceeded its limit.")
/trusted-firmware-a/plat/arm/board/diphda/common/include/
A Dplatform_def.h164 #define BL2_SIGNATURE_BASE (BL2_LIMIT - \
166 #define BL2_BASE (BL2_LIMIT - \
169 #define BL2_LIMIT (ARM_BL_RAM_BASE + \ macro
/trusted-firmware-a/plat/renesas/common/include/
A Dplatform_def.h109 #define BL2_LIMIT U(0xE6320000) macro
111 #define BL2_LIMIT U(0xE6360000) macro
/trusted-firmware-a/plat/rpi/rpi3/include/
A Dplatform_def.h182 #define BL2_BASE (BL2_LIMIT - PLAT_MAX_BL2_SIZE)
183 #define BL2_LIMIT BL31_BASE macro
/trusted-firmware-a/plat/hisilicon/poplar/include/
A Dpoplar_layout.h126 #define BL2_LIMIT (BL2_BASE + BL2_SIZE) macro
/trusted-firmware-a/bl2/aarch64/
A Dbl2_el3_entrypoint.S19 #define FIXUP_SIZE ((BL2_LIMIT) - (BL2_BASE))
/trusted-firmware-a/include/plat/arm/common/
A Darm_def.h528 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE) macro
535 #define BL2_LIMIT BL1_RW_BASE macro
554 #define BL31_NOBITS_LIMIT BL2_LIMIT
681 #define BL2U_LIMIT BL2_LIMIT
/trusted-firmware-a/plat/socionext/uniphier/include/
A Dplatform_def.h54 #define BL2_LIMIT (BL2_BASE + UNIPHIER_BL2_MAX_SIZE) macro
/trusted-firmware-a/include/plat/common/
A Dcommon_def.h41 .image_info.image_max_size = BL2_LIMIT - BL2_BASE,\
/trusted-firmware-a/plat/hisilicon/hikey/include/
A Dhikey_layout.h64 #define BL2_LIMIT (0xF9830000) /* 0xf983_0000 */ macro
/trusted-firmware-a/bl1/tbbr/
A Dtbbr_img_desc.c18 .image_info.image_max_size = BL2_LIMIT - BL2_BASE,
/trusted-firmware-a/include/plat/marvell/armada/a3k/common/
A Dmarvell_def.h161 #define BL2_LIMIT BL31_BASE macro
/trusted-firmware-a/plat/imx/imx7/picopi/include/
A Dplatform_def.h119 #define BL2_LIMIT (BL2_RAM_BASE + BL2_RAM_SIZE) macro
/trusted-firmware-a/plat/imx/imx7/warp7/include/
A Dplatform_def.h122 #define BL2_LIMIT (BL2_RAM_BASE + BL2_RAM_SIZE) macro
/trusted-firmware-a/include/plat/marvell/armada/a8k/common/
A Dmarvell_def.h197 #define BL2_LIMIT BL31_BASE macro
/trusted-firmware-a/plat/intel/soc/common/include/
A Dplatform_def.h127 #define BL2_LIMIT (0xffe1b000) macro
/trusted-firmware-a/plat/st/stm32mp1/include/
A Dplatform_def.h68 #define BL2_LIMIT (STM32MP_BL2_BASE + \ macro

Completed in 21 milliseconds

12