Home
last modified time | relevance | path

Searched refs:BUS_PLLDIV_CFG (Results 1 – 2 of 2) sorted by relevance

/trusted-firmware-a/plat/mediatek/mt8192/drivers/dcm/
A Dmtk_dcm_utils.c148 ret &= ((mmio_read_32(BUS_PLLDIV_CFG) & in dcm_mp_cpusys_top_bus_pll_div_dcm_is_on()
159 mmio_clrsetbits_32(BUS_PLLDIV_CFG, in dcm_mp_cpusys_top_bus_pll_div_dcm()
164 mmio_clrsetbits_32(BUS_PLLDIV_CFG, in dcm_mp_cpusys_top_bus_pll_div_dcm()
418 ret &= ((mmio_read_32(BUS_PLLDIV_CFG) & in dcm_mp_cpusys_top_last_cor_idle_dcm_is_on()
429 mmio_clrsetbits_32(BUS_PLLDIV_CFG, in dcm_mp_cpusys_top_last_cor_idle_dcm()
434 mmio_clrsetbits_32(BUS_PLLDIV_CFG, in dcm_mp_cpusys_top_last_cor_idle_dcm()
A Dmtk_dcm_utils.h25 #define BUS_PLLDIV_CFG (MP_CPUSYS_TOP_BASE + 0x22e0) macro

Completed in 3 milliseconds