Searched refs:CPU_CMPLX_RESET_CLR (Results 1 – 1 of 1) sorted by relevance

/trusted-firmware-a/plat/nvidia/tegra/soc/t210/
A D	plat_psci_handlers.c	32 #define CPU_CMPLX_RESET_CLR 0x454 macro 566 mmio_write_32(TEGRA_CAR_RESET_BASE + CPU_CMPLX_RESET_CLR, mask); in tegra_soc_pwr_domain_on()

Completed in 4 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023