Home
last modified time | relevance | path

Searched refs:CRU_CLKSELS_CON (Results 1 – 6 of 6) sorted by relevance

/trusted-firmware-a/plat/rockchip/rk3288/drivers/soc/
A Dsoc.c175 mmio_read_32(CRU_BASE + CRU_CLKSELS_CON(i)); in clk_sel_con_save()
191 mmio_write_32(CRU_BASE + CRU_CLKSELS_CON(i), val); in clk_sel_con_restore()
A Dsoc.h42 #define CRU_CLKSELS_CON(i) (CRU_CLKSEL_CON + ((i) * 4)) macro
/trusted-firmware-a/plat/rockchip/px30/drivers/soc/
A Dsoc.h60 #define CRU_CLKSELS_CON(i) (CRU_CLKSEL_CON + (i) * 4) macro
/trusted-firmware-a/plat/rockchip/rk3368/drivers/soc/
A Dsoc.h80 #define CRU_CLKSELS_CON(i) (CRU_CLKSEL_CON + ((i) * 4)) macro
/trusted-firmware-a/plat/rockchip/px30/drivers/pmu/
A Dpmu.c935 ddr_data.clk_sel0 = mmio_read_32(CRU_BASE + CRU_CLKSELS_CON(0)); in pm_plls_suspend()
943 mmio_write_32(CRU_BASE + CRU_CLKSELS_CON(0), in pm_plls_suspend()
947 mmio_write_32(CRU_BASE + CRU_CLKSELS_CON(0), in pm_plls_suspend()
954 mmio_write_32(CRU_BASE + CRU_CLKSELS_CON(0), in pm_plls_resume()
958 mmio_write_32(CRU_BASE + CRU_CLKSELS_CON(0), in pm_plls_resume()
/trusted-firmware-a/plat/rockchip/rk3368/drivers/ddr/
A Dddr_rk3368.c424 p_ddr_reg->ddrpllsrcdivaddr = CRU_BASE + CRU_CLKSELS_CON(13); in ddr_reg_save()
425 p_ddr_reg->ddrpllsrcdiv = (mmio_read_32(CRU_BASE + CRU_CLKSELS_CON(13)) in ddr_reg_save()

Completed in 10 milliseconds