Home
last modified time | relevance | path

Searched refs:DDRTIMING_WRTORD_OFST (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-a/plat/intel/soc/agilex/include/
A Dagilex_memory_controller.h92 #define DDRTIMING_WRTORD_OFST 26 macro
/trusted-firmware-a/plat/intel/soc/stratix10/include/
A Ds10_memory_controller.h91 #define DDRTIMING_WRTORD_OFST 26 macro
/trusted-firmware-a/plat/intel/soc/agilex/soc/
A Dagilex_memory_controller.c264 wr_to_rd << DDRTIMING_WRTORD_OFST| in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a/plat/intel/soc/stratix10/soc/
A Ds10_memory_controller.c293 wr_to_rd << DDRTIMING_WRTORD_OFST| in configure_ddr_sched_ctrl_regs()

Completed in 6 milliseconds