Searched refs:GICC_CTLR (Results 1 – 16 of 16) sorted by relevance
| /trusted-firmware-a/drivers/arm/gic/v2/ |
| A D | gicv2_private.h | 62 return mmio_read_32(base + GICC_CTLR); in gicc_read_ctlr()
116 mmio_write_32(base + GICC_CTLR, val); in gicc_write_ctlr()
|
| /trusted-firmware-a/plat/amlogic/common/include/ |
| A D | plat_macros.S | 41 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/nvidia/tegra/include/ |
| A D | plat_macros.S | 39 ldr w10, [x16, #GICC_CTLR]
|
| /trusted-firmware-a/plat/xilinx/zynqmp/aarch64/ |
| A D | zynqmp_helpers.S | 35 str w0, [x1, #GICC_CTLR]
|
| /trusted-firmware-a/plat/hisilicon/hikey/include/ |
| A D | plat_macros.S | 44 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/hisilicon/hikey960/include/ |
| A D | plat_macros.S | 44 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/renesas/common/include/ |
| A D | plat_macros.S | 39 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/mediatek/mt6795/include/ |
| A D | plat_macros.S | 36 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/mediatek/mt8173/include/ |
| A D | plat_macros.S | 42 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/mediatek/mt8183/include/ |
| A D | plat_macros.S | 42 ldr w10, [x27, #GICC_CTLR]
|
| /trusted-firmware-a/plat/qti/common/inc/aarch64/ |
| A D | plat_macros.S | 78 ldr w10, [x27, #GICC_CTLR]
|
| /trusted-firmware-a/plat/xilinx/versal/include/ |
| A D | plat_macros.S | 69 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/include/plat/arm/common/aarch64/ |
| A D | arm_macros.S | 69 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/include/plat/marvell/armada/common/aarch64/ |
| A D | marvell_macros.S | 78 ldr w10, [x17, #GICC_CTLR]
|
| /trusted-firmware-a/plat/rockchip/common/include/ |
| A D | plat_macros.S | 77 ldr w10, [x27, #GICC_CTLR]
|
| /trusted-firmware-a/include/drivers/arm/ |
| A D | gicv2.h | 58 #define GICC_CTLR U(0x0) macro
|
Completed in 10 milliseconds