Home
last modified time | relevance | path

Searched refs:GICD_ISENABLER (Results 1 – 7 of 7) sorted by relevance

/trusted-firmware-a/plat/mediatek/common/
A Dmtk_cirq.c78 GICD_ISENABLER + 0x4)); in mt_irq_mask_all()
80 GICD_ISENABLER + 0x8)); in mt_irq_mask_all()
82 GICD_ISENABLER + 0xc)); in mt_irq_mask_all()
84 GICD_ISENABLER + 0x10)); in mt_irq_mask_all()
86 GICD_ISENABLER + 0x14)); in mt_irq_mask_all()
88 GICD_ISENABLER + 0x18)); in mt_irq_mask_all()
90 GICD_ISENABLER + 0x1c)); in mt_irq_mask_all()
92 GICD_ISENABLER + 0x20)); in mt_irq_mask_all()
94 GICD_ISENABLER + 0x24)); in mt_irq_mask_all()
96 GICD_ISENABLER + 0x28)); in mt_irq_mask_all()
[all …]
/trusted-firmware-a/include/drivers/arm/
A Dgic_common.h49 #define GICD_ISENABLER U(0x100) macro
/trusted-firmware-a/drivers/arm/gic/common/
A Dgic_common.c38 return mmio_read_32(base + GICD_ISENABLER + (n << 2)); in gicd_read_isenabler()
151 mmio_write_32(base + GICD_ISENABLER + (n << 2), val); in gicd_write_isenabler()
/trusted-firmware-a/drivers/arm/gic/v2/
A Dgicdv2_helpers.c36 return mmio_read_32(base + GICD_ISENABLER + (n << 2)); in gicd_read_isenabler()
149 mmio_write_32(base + GICD_ISENABLER + (n << 2), val); in gicd_write_isenabler()
/trusted-firmware-a/plat/xilinx/versal/pm_service/
A Dpm_client.c123 uintptr_t isenabler1 = PLAT_VERSAL_GICD_BASE + GICD_ISENABLER + 4; in pm_client_set_wakeup_sources()
/trusted-firmware-a/plat/imx/imx8m/
A Dgpc_common.c176 return mmio_read_32(base + GICD_ISENABLER + (n << 2)); in gicd_read_isenabler()
/trusted-firmware-a/plat/xilinx/zynqmp/pm_service/
A Dpm_client.c180 uintptr_t isenabler1 = BASE_GICD_BASE + GICD_ISENABLER + 4; in pm_client_set_wakeup_sources()

Completed in 13 milliseconds