Home
last modified time | relevance | path

Searched refs:GPIO3_BASE (Results 1 – 10 of 10) sorted by relevance

/trusted-firmware-a/plat/hisilicon/hikey/include/
A Dhi6220.h59 #define GPIO3_BASE 0xF8014000 macro
/trusted-firmware-a/plat/rockchip/rk3328/
A Drk3328_def.h48 #define GPIO3_BASE 0xff240000 macro
/trusted-firmware-a/plat/rockchip/px30/
A Dpx30_def.h88 #define GPIO3_BASE 0xff270000 macro
/trusted-firmware-a/plat/rockchip/rk3399/include/shared/
A Daddressmap_shared.h41 #define GPIO3_BASE (MMIO_BASE + 0x07788000) macro
/trusted-firmware-a/plat/rockchip/rk3328/drivers/soc/
A Dsoc.c38 MAP_REGION_FLAT(GPIO3_BASE, GPIO3_SIZE,
/trusted-firmware-a/plat/hisilicon/hikey/
A Dhikey_bl_common.c56 pl061_gpio_register(GPIO3_BASE, 3); in hikey_gpio_init()
/trusted-firmware-a/plat/hisilicon/hikey960/
A Dhikey960_bl_common.c450 pl061_gpio_register(GPIO3_BASE, 3); in hikey960_gpio_init()
/trusted-firmware-a/plat/hisilicon/hikey960/include/
A Dhi3660.h246 #define GPIO3_BASE UL(0xE8A0E000) macro
/trusted-firmware-a/plat/rockchip/rk3399/drivers/pmu/
A Dpmu.c938 gpio_direction[1] = mmio_read_32(GPIO3_BASE + 0x04); in suspend_apio()
958 mmio_clrbits_32(GPIO3_BASE + 0x04, 0x00ffffff); in suspend_apio()
1025 mmio_clrbits_32(GPIO3_BASE + 0x04, 0xff000000); in suspend_apio()
1049 mmio_write_32(GPIO3_BASE + 0x04, gpio_direction[1]); in resume_apio()
/trusted-firmware-a/plat/rockchip/rk3399/drivers/gpio/
A Drk3399_gpio.c25 GPIO3_BASE,

Completed in 13 milliseconds