Home
last modified time | relevance | path

Searched refs:MC_SMMU_PPCS_ASID_0 (Results 1 – 2 of 2) sorted by relevance

/trusted-firmware-a/plat/nvidia/tegra/include/t210/
A Dtegra_def.h252 #define MC_SMMU_PPCS_ASID_0 0x270U macro
/trusted-firmware-a/plat/nvidia/tegra/soc/t210/drivers/se/
A Dsecurity_engine.c974 val = mmio_read_32(TEGRA_MC_BASE + MC_SMMU_PPCS_ASID_0); in tegra_se_suspend()
976 mmio_write_32(TEGRA_MC_BASE + MC_SMMU_PPCS_ASID_0, val); in tegra_se_suspend()

Completed in 4 milliseconds