| /trusted-firmware-a/plat/mediatek/mt8195/ |
| A D | plat_topology.c | 42 if ((mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) != 0) { in plat_core_pos_by_mpidr()
55 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/mediatek/mt8192/ |
| A D | plat_topology.c | 47 if (mpidr & (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT)) { in plat_core_pos_by_mpidr()
60 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/arm/common/ |
| A D | arm_topology.c | 31 pe_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
36 cpu_id = (unsigned int) ((mpidr >> MPIDR_AFF0_SHIFT) & in arm_check_mpidr()
|
| /trusted-firmware-a/plat/intel/soc/common/ |
| A D | socfpga_topology.c | 37 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/layerscape/common/ |
| A D | ls_topology.c | 21 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in ls_check_mpidr()
|
| /trusted-firmware-a/plat/amlogic/common/ |
| A D | aml_topology.c | 44 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/arm/board/a5ds/ |
| A D | a5ds_topology.c | 39 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/rpi/common/ |
| A D | rpi3_topology.c | 47 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/hisilicon/hikey/ |
| A D | hikey_topology.c | 53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/hisilicon/hikey960/ |
| A D | hikey960_topology.c | 53 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/qemu/common/ |
| A D | topology.c | 48 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/mediatek/mt8173/ |
| A D | plat_topology.c | 47 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/mediatek/mt8183/ |
| A D | plat_topology.c | 46 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/st/stm32mp1/ |
| A D | stm32mp1_topology.c | 42 cpu_id = (mpidr_copy >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/socionext/synquacer/ |
| A D | sq_topology.c | 23 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/socionext/uniphier/ |
| A D | uniphier_topology.c | 35 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/renesas/common/ |
| A D | plat_topology.c | 34 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/qemu/qemu_sbsa/ |
| A D | sbsa_topology.c | 50 cpu_id = (mpidr >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
| /trusted-firmware-a/plat/arm/board/tc/include/ |
| A D | tc_helpers.S | 40 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/board/morello/aarch64/ |
| A D | morello_helper.S | 42 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/board/n1sdp/aarch64/ |
| A D | n1sdp_helper.S | 41 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/board/corstone700/common/ |
| A D | corstone700_helpers.S | 89 ubfx r0, r3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/css/sgm/aarch64/ |
| A D | css_sgm_helpers.S | 42 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/css/sgi/aarch64/ |
| A D | sgi_helper.S | 46 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
| /trusted-firmware-a/plat/arm/board/a5ds/aarch32/ |
| A D | a5ds_helpers.S | 115 ubfx r0, r3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|