Home
last modified time | relevance | path

Searched refs:MPIDR_AFF1_SHIFT (Results 1 – 25 of 45) sorted by relevance

12

/trusted-firmware-a/plat/arm/common/
A Darm_topology.c26 (MPIDR_AFFLVL_MASK << MPIDR_AFF1_SHIFT) | in arm_check_mpidr()
30 cpu_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr()
34 cluster_id = (unsigned int) ((mpidr >> MPIDR_AFF1_SHIFT) & in arm_check_mpidr()
/trusted-firmware-a/drivers/arm/css/scpi/
A Dcss_scpi.c142 state |= (mpidr >> MPIDR_AFF1_SHIFT) & 0x0f; /* CPU ID */ in scpi_set_css_power_state()
199 cpu = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
203 cluster = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
/trusted-firmware-a/plat/intel/soc/common/
A Dsocfpga_topology.c36 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/layerscape/common/
A Dls_topology.c20 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in ls_check_mpidr()
/trusted-firmware-a/plat/amlogic/common/
A Daml_topology.c43 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/arm/board/a5ds/
A Da5ds_topology.c38 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/rpi/common/
A Drpi3_topology.c46 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/hisilicon/hikey/
A Dhikey_topology.c52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/hisilicon/hikey960/
A Dhikey960_topology.c52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/qemu/common/
A Dtopology.c47 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/mediatek/mt8173/
A Dplat_topology.c46 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/mediatek/mt8183/
A Dplat_topology.c45 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/st/stm32mp1/
A Dstm32mp1_topology.c41 cluster_id = (mpidr_copy >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/socionext/synquacer/
A Dsq_topology.c19 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/socionext/uniphier/
A Duniphier_topology.c31 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/renesas/common/
A Dplat_topology.c33 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/brcm/common/
A Dbrcm_scpi.c137 state |= (mpidr >> MPIDR_AFF1_SHIFT) & 0x0f; /* CPU ID */ in scpi_set_brcm_power_state()
190 cluster = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_brcm_power_state()
/trusted-firmware-a/plat/mediatek/mt8195/
A Dplat_topology.c54 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/mediatek/mt8192/
A Dplat_topology.c59 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/qemu/qemu_sbsa/
A Dsbsa_topology.c49 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a/plat/mediatek/mt8195/aarch64/
A Dplat_helpers.S47 and x0, x1, x0, lsr #MPIDR_AFF1_SHIFT
/trusted-firmware-a/plat/mediatek/mt8192/aarch64/
A Dplat_helpers.S47 and x0, x1, x0, lsr #MPIDR_AFF1_SHIFT
/trusted-firmware-a/plat/arm/board/tc/include/
A Dtc_helpers.S41 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/morello/aarch64/
A Dmorello_helper.S43 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/n1sdp/aarch64/
A Dn1sdp_helper.S42 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS

Completed in 12 milliseconds

12