/trusted-firmware-a/plat/arm/common/ |
A D | arm_topology.c | 26 (MPIDR_AFFLVL_MASK << MPIDR_AFF1_SHIFT) | in arm_check_mpidr() 30 cpu_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in arm_check_mpidr() 34 cluster_id = (unsigned int) ((mpidr >> MPIDR_AFF1_SHIFT) & in arm_check_mpidr()
|
/trusted-firmware-a/drivers/arm/css/scpi/ |
A D | css_scpi.c | 142 state |= (mpidr >> MPIDR_AFF1_SHIFT) & 0x0f; /* CPU ID */ in scpi_set_css_power_state() 199 cpu = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state() 203 cluster = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_css_power_state()
|
/trusted-firmware-a/plat/intel/soc/common/ |
A D | socfpga_topology.c | 36 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/layerscape/common/ |
A D | ls_topology.c | 20 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in ls_check_mpidr()
|
/trusted-firmware-a/plat/amlogic/common/ |
A D | aml_topology.c | 43 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/arm/board/a5ds/ |
A D | a5ds_topology.c | 38 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/rpi/common/ |
A D | rpi3_topology.c | 46 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/hisilicon/hikey/ |
A D | hikey_topology.c | 52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/hisilicon/hikey960/ |
A D | hikey960_topology.c | 52 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/qemu/common/ |
A D | topology.c | 47 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/mediatek/mt8173/ |
A D | plat_topology.c | 46 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/mediatek/mt8183/ |
A D | plat_topology.c | 45 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/st/stm32mp1/ |
A D | stm32mp1_topology.c | 41 cluster_id = (mpidr_copy >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/socionext/synquacer/ |
A D | sq_topology.c | 19 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/socionext/uniphier/ |
A D | uniphier_topology.c | 31 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/renesas/common/ |
A D | plat_topology.c | 33 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/brcm/common/ |
A D | brcm_scpi.c | 137 state |= (mpidr >> MPIDR_AFF1_SHIFT) & 0x0f; /* CPU ID */ in scpi_set_brcm_power_state() 190 cluster = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in scpi_get_brcm_power_state()
|
/trusted-firmware-a/plat/mediatek/mt8195/ |
A D | plat_topology.c | 54 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/mediatek/mt8192/ |
A D | plat_topology.c | 59 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/qemu/qemu_sbsa/ |
A D | sbsa_topology.c | 49 cluster_id = (mpidr >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK; in plat_core_pos_by_mpidr()
|
/trusted-firmware-a/plat/mediatek/mt8195/aarch64/ |
A D | plat_helpers.S | 47 and x0, x1, x0, lsr #MPIDR_AFF1_SHIFT
|
/trusted-firmware-a/plat/mediatek/mt8192/aarch64/ |
A D | plat_helpers.S | 47 and x0, x1, x0, lsr #MPIDR_AFF1_SHIFT
|
/trusted-firmware-a/plat/arm/board/tc/include/ |
A D | tc_helpers.S | 41 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
|
/trusted-firmware-a/plat/arm/board/morello/aarch64/ |
A D | morello_helper.S | 43 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
|
/trusted-firmware-a/plat/arm/board/n1sdp/aarch64/ |
A D | n1sdp_helper.S | 42 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
|