Home
last modified time | relevance | path

Searched refs:MPIDR_AFFINITY_BITS (Results 1 – 25 of 28) sorted by relevance

12

/trusted-firmware-a/plat/mediatek/mt8173/
A Dpower_tracer.c19 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
24 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
29 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
34 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
38 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
42 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
A Dplat_pm.c109 clusterid = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in get_cluster_data()
/trusted-firmware-a/plat/mediatek/mt6795/
A Dpower_tracer.c19 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
24 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
29 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
34 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
38 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
42 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
A Dplat_pm.c66 clusterid = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in get_cluster_data()
/trusted-firmware-a/plat/arm/board/tc/include/
A Dtc_helpers.S36 lsl x3, x0, #MPIDR_AFFINITY_BITS
40 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
41 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
42 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/morello/aarch64/
A Dmorello_helper.S42 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
43 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
44 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
45 ubfx x3, x4, #MPIDR_AFF3_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/n1sdp/aarch64/
A Dn1sdp_helper.S41 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
42 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
43 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
44 ubfx x3, x4, #MPIDR_AFF3_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/css/sgm/aarch64/
A Dcss_sgm_helpers.S38 lsr x3, x0, #MPIDR_AFFINITY_BITS
42 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
43 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
44 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/css/sgi/aarch64/
A Dsgi_helper.S46 ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
47 ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
48 ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
49 ubfx x3, x4, #MPIDR_AFF3_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/a5ds/aarch32/
A Da5ds_helpers.S112 lsleq r3, r0, #MPIDR_AFFINITY_BITS
115 ubfx r0, r3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
116 ubfx r1, r3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
117 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/fvp/aarch32/
A Dfvp_helpers.S129 lsleq r3, r0, #MPIDR_AFFINITY_BITS
132 ubfx r0, r3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
133 ubfx r1, r3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
134 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/fvp/aarch64/
A Dfvp_helpers.S163 lsl x3, x0, #MPIDR_AFFINITY_BITS
167 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
168 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
169 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/corstone700/common/
A Dcorstone700_helpers.S89 ubfx r0, r3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
90 ubfx r1, r3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
91 ubfx r2, r3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/arm/board/arm_fpga/aarch64/
A Dfpga_helpers.S136 lsl x3, x0, #MPIDR_AFFINITY_BITS
140 ubfx x0, x3, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
141 ubfx x1, x3, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
142 ubfx x2, x3, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/hisilicon/hikey960/
A Dhikey960_pm.c66 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_on()
97 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_off()
193 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_suspend()
269 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_suspend_finish()
/trusted-firmware-a/plat/socionext/uniphier/
A Duniphier_helpers.S21 lsr x0, x0, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/mediatek/mt8183/
A Dplat_dcm.c78 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in plat_dcm_restore_cluster_on()
/trusted-firmware-a/plat/qti/common/src/aarch64/
A Dqti_helpers.S40 lsr x0, x0, #MPIDR_AFFINITY_BITS
/trusted-firmware-a/plat/mediatek/mt8173/drivers/spm/
A Dspm_mcdi.c307 int cluster_id = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in spm_mcdi_wfi_sel_enter()
358 int cluster_id = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in spm_mcdi_wfi_sel_leave()
/trusted-firmware-a/plat/arm/css/common/aarch32/
A Dcss_helpers.S60 eor r0, r0, #(1 << MPIDR_AFFINITY_BITS) // swap cluster order
/trusted-firmware-a/plat/arm/css/common/aarch64/
A Dcss_helpers.S80 eor x0, x0, #(1 << MPIDR_AFFINITY_BITS) // swap cluster order
/trusted-firmware-a/plat/qemu/common/aarch64/
A Dplat_helpers.S35 add x0, x1, x0, LSR #(MPIDR_AFFINITY_BITS -\
/trusted-firmware-a/plat/hisilicon/hikey/
A Dhikey_pm.c102 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey_pwr_domain_suspend()
/trusted-firmware-a/plat/nvidia/tegra/soc/t194/
A Dplat_psci_handlers.c325 MPIDR_AFFINITY_BITS; in tegra_soc_pwr_domain_on()
/trusted-firmware-a/plat/nvidia/tegra/soc/t186/
A Dplat_psci_handlers.c353 MPIDR_AFFINITY_BITS; in tegra_soc_pwr_domain_on()

Completed in 28 milliseconds

12