Searched refs:PMCR (Results 1 – 13 of 13) sorted by relevance
| /trusted-firmware-a/docs/perf/ |
| A D | performance-monitoring-unit.rst | 50 ``PMCR`` registers. These can be accessed at all privilege levels.
64 | ``PMCR_EL0[63*:0]`` | ``PMCR[31:0]`` |
129 For ``PMCR``/``PMCR_EL0``, the most important fields are:
145 - The effects of ``PMCNTENSET`` and ``PMCR.DP`` are applied on top of this.
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/perf/ |
| A D | performance-monitoring-unit.rst.txt | 50 ``PMCR`` registers. These can be accessed at all privilege levels.
64 | ``PMCR_EL0[63*:0]`` | ``PMCR[31:0]`` |
129 For ``PMCR``/``PMCR_EL0``, the most important fields are:
145 - The effects of ``PMCNTENSET`` and ``PMCR.DP`` are applied on top of this.
|
| /trusted-firmware-a/include/arch/aarch32/ |
| A D | smccc_macros.S | 101 ldcopr r5, PMCR
112 stcopr r5, PMCR
162 stcopr r1, PMCR
|
| A D | el3_common_macros.S | 177 stcopr r0, PMCR
|
| A D | arch_helpers.h | 289 DEFINE_COPROCR_READ_FUNC(pmcr, PMCR) in DEFINE_SYSREG_RW_FUNCS()
|
| A D | arch.h | 570 #define PMCR p15, 0, c9, c12, 0 macro
|
| /trusted-firmware-a/docs/security_advisories/ |
| A D | security-advisory-tfv-5.rst | 47 The same issue exists for the equivalent AArch32 register, ``PMCR``, except that
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/security_advisories/ |
| A D | security-advisory-tfv-5.rst.txt | 47 The same issue exists for the equivalent AArch32 register, ``PMCR``, except that
|
| /trusted-firmware-a/docs/process/ |
| A D | security-hardening.rst | 42 Since the Non-secure world has access to the ``PMCR`` register, it can
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/process/ |
| A D | security-hardening.rst.txt | 42 Since the Non-secure world has access to the ``PMCR`` register, it can
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/ |
| A D | change-log.md.txt | 2613 boot. For the earlier architectures PMCR register is saved/restored on
2615 disabled by setting PMCR.DP bit.
3472 - Control register PMCR_EL0 / PMCR is set to prohibit cycle counting in the
|
| /trusted-firmware-a/docs/ |
| A D | change-log.md | 2613 boot. For the earlier architectures PMCR register is saved/restored on
2615 disabled by setting PMCR.DP bit.
3472 - Control register PMCR_EL0 / PMCR is set to prohibit cycle counting in the
|
| /trusted-firmware-a/docs/build/latex/ |
| A D | trustedfirmware-a.tex | 10506 Not initializing or saving/restoring PMCR\_EL0 can leak secure
13038 \sphinxcode{\sphinxupquote{PMCR\_EL0}}:
44178 \sphinxcode{\sphinxupquote{PMCR\_EL0{[}63*:0{]}}}
44181 \sphinxcode{\sphinxupquote{PMCR{[}31:0{]}}}
44343 For \sphinxcode{\sphinxupquote{PMCR}}/\sphinxcode{\sphinxupquote{PMCR\_EL0}}, the most important fi…
45195 here \sphinxcode{\sphinxupquote{PMCR\_EL0.DP}} architecturally resets to zero.
60273 boot. For the earlier architectures PMCR register is saved/restored on
60275 disabled by setting PMCR.DP bit.
60286 CPU cold/warm boot. For the earlier architectures PMCR\_EL0 register is
60288 cycle counting gets disabled by setting PMCR\_EL0.DP bit.
[all …]
|
Completed in 119 milliseconds