Home
last modified time | relevance | path

Searched refs:PMU_PWRMODE_CON (Results 1 – 6 of 6) sorted by relevance

/trusted-firmware-a/plat/rockchip/rk3399/drivers/m0/src/
A Dsuspend.c27 mmio_clrbits_32(PMU_BASE + PMU_PWRMODE_CON, 0x01); in m0_main()
/trusted-firmware-a/plat/rockchip/rk3288/drivers/pmu/
A Dpmu.c204 mmio_write_32(PMU_BASE + PMU_PWRMODE_CON, mode_set); in pmu_set_sleep_mode()
317 mmio_write_32(PMU_BASE + PMU_PWRMODE_CON, store_pmu_pwrmode_con); in rockchip_soc_sys_pwr_dm_resume()
342 store_pmu_pwrmode_con = mmio_read_32(PMU_BASE + PMU_PWRMODE_CON); in rockchip_soc_sys_pwr_dm_suspend()
A Dpmu.h22 #define PMU_PWRMODE_CON 0x18 macro
/trusted-firmware-a/plat/rockchip/rk3399/include/shared/
A Dpmu_regs.h18 #define PMU_PWRMODE_CON 0x20 macro
/trusted-firmware-a/plat/rockchip/rk3399/drivers/dram/
A Dsuspend.c598 mmio_setbits_32(PMU_BASE + PMU_PWRMODE_CON, (1 << 19)); in pctl_start()
600 mmio_setbits_32(PMU_BASE + PMU_PWRMODE_CON, (1 << 23)); in pctl_start()
/trusted-firmware-a/plat/rockchip/rk3399/drivers/pmu/
A Dpmu.c888 mmio_write_32(PMU_BASE + PMU_PWRMODE_CON, slp_mode_cfg); in sys_slp_config()

Completed in 9 milliseconds