Searched refs:SCTLR (Results 1 – 25 of 27) sorted by relevance
12
| /trusted-firmware-a/lib/psci/aarch32/ |
| A D | psci_helpers.S | 89 ldcopr r0, SCTLR
91 stcopr r0, SCTLR
109 ldcopr r1, SCTLR
111 stcopr r1, SCTLR
|
| /trusted-firmware-a/lib/cpus/aarch32/ |
| A D | aem_generic.S | 15 ldcopr r0, SCTLR
31 ldcopr r0, SCTLR
|
| A D | cortex_a32.S | 56 ldcopr r0, SCTLR
87 ldcopr r0, SCTLR
|
| A D | cortex_a72.S | 146 ldcopr r0, SCTLR
193 ldcopr r0, SCTLR
|
| A D | cortex_a53.S | 224 ldcopr r0, SCTLR
254 ldcopr r0, SCTLR
|
| A D | cortex_a12.S | 15 ldcopr r0, SCTLR
|
| A D | cortex_a5.S | 15 ldcopr r0, SCTLR
|
| A D | cortex_a7.S | 15 ldcopr r0, SCTLR
|
| A D | cortex_a9.S | 15 ldcopr r0, SCTLR
|
| A D | cortex_a15.S | 21 ldcopr r0, SCTLR
|
| A D | cortex_a17.S | 15 ldcopr r0, SCTLR
|
| A D | cortex_a57.S | 487 ldcopr r0, SCTLR
529 ldcopr r0, SCTLR
|
| /trusted-firmware-a/lib/xlat_tables_v2/aarch32/ |
| A D | enable_mmu.S | 18 ldcopr r1, SCTLR
56 ldcopr r1, SCTLR
64 stcopr r1, SCTLR
|
| /trusted-firmware-a/bl2u/aarch32/ |
| A D | bl2u_entrypoint.S | 48 ldcopr r0, SCTLR
51 stcopr r0, SCTLR
|
| /trusted-firmware-a/bl2/aarch32/ |
| A D | bl2_entrypoint.S | 49 ldcopr r0, SCTLR
52 stcopr r0, SCTLR
|
| /trusted-firmware-a/include/arch/aarch32/ |
| A D | el3_common_macros.S | 34 ldcopr r0, SCTLR
36 stcopr r0, SCTLR
272 stcopr r0, SCTLR
|
| A D | arch_helpers.h | 229 DEFINE_COPROCR_RW_FUNCS(sctlr, SCTLR) in DEFINE_SYSREG_RW_FUNCS()
|
| A D | arch.h | 512 #define SCTLR p15, 0, c1, c0, 0 macro
|
| /trusted-firmware-a/bl1/aarch32/ |
| A D | bl1_exceptions.S | 122 ldcopr r9, SCTLR
124 stcopr r9, SCTLR
|
| /trusted-firmware-a/lib/aarch32/ |
| A D | misc_helpers.S | 182 ldcopr r0, SCTLR
184 stcopr r0, SCTLR
|
| /trusted-firmware-a/docs/getting_started/ |
| A D | psci-lib-integration-guide.rst | 102 #. Values for certain system registers like SCR and SCTLR cannot be
114 registers: R0 - R3, LR (R14), SCR, SPSR, SCTLR.
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/getting_started/ |
| A D | psci-lib-integration-guide.rst.txt | 102 #. Values for certain system registers like SCR and SCTLR cannot be
114 registers: R0 - R3, LR (R14), SCR, SPSR, SCTLR.
|
| /trusted-firmware-a/docs/design/ |
| A D | firmware-design.rst | 278 - ``SCTLR``. Instruction cache is enabled by setting the ``SCTLR.I`` bit.
279 Alignment checking is enabled by setting the ``SCTLR.A`` bit.
281 ``SCTLR.EE`` bit.
765 SCTLR.EE = 0
827 SCTLR.EE = 0
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/design/ |
| A D | firmware-design.rst.txt | 278 - ``SCTLR``. Instruction cache is enabled by setting the ``SCTLR.I`` bit.
279 Alignment checking is enabled by setting the ``SCTLR.A`` bit.
281 ``SCTLR.EE`` bit.
765 SCTLR.EE = 0
827 SCTLR.EE = 0
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/ |
| A D | change-log.md.txt | 2567 - AArch64: Fix SCTLR bit definitions
2578 - SCTLR and ACTLR are 32-bit for AArch32 and 64-bit for AArch64
3476 SCTLR is explicitly initialised during the warmboot flow rather than relying
|
Completed in 29 milliseconds
12