Home
last modified time | relevance | path

Searched refs:SUNXI_CCU_BASE (Results 1 – 10 of 10) sorted by relevance

/trusted-firmware-a/plat/allwinner/sun50i_a64/
A Dsunxi_power.c49 mmio_write_32(SUNXI_CCU_BASE + 0x2c4, 0); in sunxi_turn_off_soc()
50 mmio_write_32(SUNXI_CCU_BASE + 0x64, 0); in sunxi_turn_off_soc()
51 mmio_write_32(SUNXI_CCU_BASE + 0x2c8, 0); in sunxi_turn_off_soc()
54 mmio_write_32(SUNXI_CCU_BASE + 0x2d0, 0); in sunxi_turn_off_soc()
56 mmio_write_32(SUNXI_CCU_BASE + 0x2d8, 0); in sunxi_turn_off_soc()
57 mmio_write_32(SUNXI_CCU_BASE + 0x6c, 0); in sunxi_turn_off_soc()
58 mmio_write_32(SUNXI_CCU_BASE + 0x70, 0); in sunxi_turn_off_soc()
70 mmio_write_32(SUNXI_CCU_BASE + 0x5c, 0); in sunxi_turn_off_soc()
171 mmio_write_32(SUNXI_CCU_BASE + 0x68, 0); in sunxi_power_down()
177 mmio_write_32(SUNXI_CCU_BASE + 0x68, 0); in sunxi_power_down()
[all …]
/trusted-firmware-a/plat/allwinner/common/
A Dsunxi_bl31_setup.c170 mmio_write_32(SUNXI_CCU_BASE + 0x54, 0x00003180); in bl31_platform_setup()
179 mmio_write_32(SUNXI_CCU_BASE + 0x5c, 0x1); in bl31_platform_setup()
/trusted-firmware-a/plat/allwinner/sun50i_a64/include/
A Dsunxi_ccu.h10 #define SUNXI_CCU_SEC_SWITCH_REG (SUNXI_CCU_BASE + 0x02f0)
A Dsunxi_mmap.h39 #define SUNXI_CCU_BASE 0x01c20000 macro
/trusted-firmware-a/plat/allwinner/sun50i_h6/include/
A Dsunxi_ccu.h10 #define SUNXI_CCU_SEC_SWITCH_REG (SUNXI_CCU_BASE + 0x0f00)
A Dsunxi_mmap.h33 #define SUNXI_CCU_BASE 0x03001000 macro
/trusted-firmware-a/plat/allwinner/sun50i_h616/include/
A Dsunxi_ccu.h10 #define SUNXI_CCU_SEC_SWITCH_REG (SUNXI_CCU_BASE + 0x0f00)
A Dsunxi_mmap.h26 #define SUNXI_CCU_BASE 0x03001000 macro
/trusted-firmware-a/plat/allwinner/sun50i_r329/include/
A Dsunxi_ccu.h10 #define SUNXI_CCU_SEC_SWITCH_REG (SUNXI_CCU_BASE + 0x0f00)
A Dsunxi_mmap.h39 #define SUNXI_CCU_BASE 0x02001000 macro

Completed in 10 milliseconds