/trusted-firmware-a/plat/mediatek/mt6795/ |
A D | bl31.ld.S | 84 __COHERENT_RAM_START__ = .; define 112 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
/trusted-firmware-a/bl32/tsp/ |
A D | tsp.ld.S | 92 __COHERENT_RAM_START__ = .; define 119 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
/trusted-firmware-a/bl2/ |
A D | bl2.ld.S | 97 __COHERENT_RAM_START__ = .; define 121 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
A D | bl2_el3.ld.S | 121 __COHERENT_RAM_START__ = .; define 165 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
/trusted-firmware-a/bl32/sp_min/ |
A D | sp_min.ld.S | 115 __COHERENT_RAM_START__ = .; define 134 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
/trusted-firmware-a/bl2/aarch64/ |
A D | bl2_entrypoint.S | 83 adrp x0, __COHERENT_RAM_START__ 84 add x0, x0, :lo12:__COHERENT_RAM_START__
|
/trusted-firmware-a/bl1/ |
A D | bl1.ld.S | 114 __COHERENT_RAM_START__ = .; define 145 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
/trusted-firmware-a/build/qemu/release/bl2/ |
A D | bl2.ld | 39 __COHERENT_RAM_START__ = .; symbol 49 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
A D | bl2.map | 1343 0x000000000e029000 __COHERENT_RAM_START__ = . 1351 … __COHERENT_RAM_UNALIGNED_SIZE__ = (__COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__)
|
A D | bl2.dump | 339 000000000e029000 g coherent_ram 0000000000000000 __COHERENT_RAM_START__
|
/trusted-firmware-a/build/qemu/release/bl1/ |
A D | bl1.ld | 46 __COHERENT_RAM_START__ = .; symbol 61 __COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__;
|
A D | bl1.map | 1265 0x000000000e056000 __COHERENT_RAM_START__ = . 1277 … __COHERENT_RAM_UNALIGNED_SIZE__ = (__COHERENT_RAM_END_UNALIGNED__ - __COHERENT_RAM_START__)
|
A D | bl1.dump | 465 000000000e056000 g coherent_ram 0000000000000000 __COHERENT_RAM_START__
|
/trusted-firmware-a/include/common/ |
A D | bl_common.h | 61 #define __COHERENT_RAM_START__ Load$$LR$$LR_COHERENT_RAM$$Base macro 149 IMPORT_SYM(uintptr_t, __COHERENT_RAM_START__, BL_COHERENT_RAM_BASE);
|
/trusted-firmware-a/bl2u/ |
A D | bl2u.ld.S | 95 __COHERENT_RAM_START__ = .; define
|
/trusted-firmware-a/bl2/aarch32/ |
A D | bl2_entrypoint.S | 88 ldr r0, =__COHERENT_RAM_START__
|
/trusted-firmware-a/bl32/tsp/aarch64/ |
A D | tsp_entrypoint.S | 141 adrp x0, __COHERENT_RAM_START__ 142 add x0, x0, :lo12:__COHERENT_RAM_START__
|
/trusted-firmware-a/include/arch/aarch64/ |
A D | el3_common_macros.S | 476 adrp x0, __COHERENT_RAM_START__ 477 add x0, x0, :lo12:__COHERENT_RAM_START__
|
/trusted-firmware-a/bl31/ |
A D | bl31.ld.S | 154 __COHERENT_RAM_START__ = .; define
|
/trusted-firmware-a/build/qemu/release/bl31/ |
A D | bl31.ld | 46 __COHERENT_RAM_START__ = .; symbol
|
A D | bl31.map | 1966 0x000000000e059000 __COHERENT_RAM_START__ = .
|
A D | bl31.dump | 631 000000000e059000 g coherent_ram 0000000000000000 __COHERENT_RAM_START__
|
/trusted-firmware-a/include/arch/aarch32/ |
A D | el3_common_macros.S | 414 ldr r0, =__COHERENT_RAM_START__
|
/trusted-firmware-a/docs/design/ |
A D | firmware-design.rst | 1610 - ``__COHERENT_RAM_START__`` Must be aligned on a page-size boundary.
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/design/ |
A D | firmware-design.rst.txt | 1610 - ``__COHERENT_RAM_START__`` Must be aligned on a page-size boundary.
|