/trusted-firmware-a/lib/debugfs/ |
A D | dev.c | 48 return channel; in create_new_channel() 70 return (channel == NULL) ? -1 : (channel - fdset); in channel_to_fd() 206 if ((channel->index == index) && (channel->qid == qid)) { in mount_point_to_channel() 251 return channel; in devattach() 306 if (devtab[channel->index]->walk(channel, elem) < 0) { in path_to_channel() 311 mnt = mount_point_to_channel(channel->index, channel->qid); in path_to_channel() 597 r = devtab[channel->index]->stat(channel, path, dir); in stat() 625 return devtab[channel->index]->read(channel, buf, n); in read() 650 return devtab[channel->index]->write(channel, buf, n); in write() 670 return devtab[channel->index]->seek(channel, off, whence); in seek() [all …]
|
A D | devroot.c | 30 static int rootgen(chan_t *channel, const dirtab_t *tab, int ntab, in rootgen() argument 33 switch (channel->qid & ~CHDIR) { in rootgen() 50 return devgen(channel, tab, ntab, n, dir); in rootgen() 53 static int rootwalk(chan_t *channel, const char *name) in rootwalk() argument 55 return devwalk(channel, name, NULL, 0, rootgen); in rootwalk() 61 static int rootread(chan_t *channel, void *buf, int size) in rootread() argument 66 if ((channel->qid & CHDIR) != 0) { in rootread() 72 return dirread(channel, dir, NULL, 0, rootgen); in rootread() 76 assert(channel->qid != DEV_ROOT_QBLOBCTL); in rootread() 78 dp = &blobtab[channel->qid - DEV_ROOT_QBLOBCTL]; in rootread() [all …]
|
/trusted-firmware-a/plat/rockchip/rk3399/drivers/dram/ |
A D | suspend.c | 128 channel &= 0x1; in rkclk_ddr_reset() 133 CRU_SFTRST_DDR_PHY(channel, phy)); in rkclk_ddr_reset() 787 uint32_t channel; in dmc_resume() local 811 for (channel = 0; channel < sdram_params->num_channels; channel++) { in dmc_resume() 812 phy_pctrl_reset(channel); in dmc_resume() 820 pctl_cfg(channel, sdram_params); in dmc_resume() 823 for (channel = 0; channel < 2; channel++) { in dmc_resume() 824 if (sdram_params->ch[channel].col) in dmc_resume() 825 channel_mask |= 1 << channel; in dmc_resume() 831 for (channel = 0; channel < sdram_params->num_channels; channel++) { in dmc_resume() [all …]
|
A D | dfs.c | 82 uint8_t channel, uint8_t cs) in get_cs_die_capability() argument 84 struct rk3399_sdram_channel *ch = &ram_config->ch[channel]; in get_cs_die_capability()
|
/trusted-firmware-a/plat/hisilicon/hikey960/ |
A D | hikey960_boardid.c | 63 static int get_adc(unsigned int channel, unsigned int *value) in get_adc() argument 67 if (channel > HKADC_CHANNEL_MAX) { in get_adc() 68 WARN("invalid channel:%d\n", channel); in get_adc() 72 mmio_write_32(HKADC_WR01_DATA_REG, HKADC_WR01_VALUE | channel); in get_adc() 97 static int get_value(unsigned int channel, unsigned int *value) in get_value() argument 101 ret = get_adc(channel, value); in get_value()
|
/trusted-firmware-a/plat/socionext/synquacer/drivers/scp/ |
A D | sq_scmi.c | 94 static scmi_channel_t channel; variable 221 channel.info = &sq_scmi_plat_info; in plat_sq_pwrc_setup() 222 channel.lock = SQ_SCMI_LOCK_GET_INSTANCE; in plat_sq_pwrc_setup() 223 sq_scmi_handle = scmi_init(&channel); in plat_sq_pwrc_setup() 228 if (scmi_ap_core_init(&channel) < 0) { in plat_sq_pwrc_setup()
|
/trusted-firmware-a/drivers/marvell/secure_dfx_access/ |
A D | armada_thermal.c | 166 static void armada_select_channel(int channel) in armada_select_channel() argument 179 if (channel) { in armada_select_channel() 185 ctrl0 |= (channel - 1) << TSEN_CTRL0_CHAN_SHIFT; in armada_select_channel()
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/perf/ |
A D | psci-performance-juno.rst.txt | 139 communication channel. This is compounded by the SCP firmware waiting for each 140 AP CPU to enter WFI before making the channel available to other CPUs, which
|
/trusted-firmware-a/docs/perf/ |
A D | psci-performance-juno.rst | 139 communication channel. This is compounded by the SCP firmware waiting for each 140 AP CPU to enter WFI before making the channel available to other CPUs, which
|
/trusted-firmware-a/docs/process/ |
A D | security-hardening.rst | 72 would allow it to carry out side-channel timing attacks against the Secure
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/process/ |
A D | security-hardening.rst.txt | 72 would allow it to carry out side-channel timing attacks against the Secure
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/threat_model/ |
A D | threat_model.rst.txt | 649 | | | Microarchitectural side-channel attacks such as | 734 | | mount side-channel attacks using information | 742 | | side-channel timing attacks against TF-A. |
|
A D | threat_model_spm.rst.txt | 532 | | side-channel attack techniques.** | 558 | | side-channel type of attacks. |
|
/trusted-firmware-a/docs/threat_model/ |
A D | threat_model.rst | 649 | | | Microarchitectural side-channel attacks such as | 734 | | mount side-channel attacks using information | 742 | | side-channel timing attacks against TF-A. |
|
A D | threat_model_spm.rst | 532 | | side-channel attack techniques.** | 558 | | side-channel type of attacks. |
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/ |
A D | change-log.md.txt | 652 …- generate two memory nodes for larger than 2 GiB channel 0 ([21924f2](https://review.trustedfirmw… 1230 - Select MMC_CH1 for eMMC channel 1526 - Checked channel index before calling clone function 2307 - arm/sgi: Fix the incorrect check for SCMI channel ID
|
/trusted-firmware-a/docs/ |
A D | change-log.md | 652 …- generate two memory nodes for larger than 2 GiB channel 0 ([21924f2](https://review.trustedfirmw… 1230 - Select MMC_CH1 for eMMC channel 1526 - Checked channel index before calling clone function 2307 - arm/sgi: Fix the incorrect check for SCMI channel ID
|
/trusted-firmware-a/docs/build/TF-A_2.5/ |
A D | searchindex.js | 1 …6,101,103,105,106,112,113,122,124,125,129,130,133,136,142],changelog:125,channel:[6,63,110,114,130…
|
/trusted-firmware-a/docs/build/latex/ |
A D | trustedfirmware-a.tex | 13059 would allow it to carry out side\sphinxhyphen{}channel timing attacks against the Secure 43511 communication channel. This is compounded by the SCP firmware waiting for each 43512 AP CPU to enter WFI before making the channel available to other CPUs, which 48804 \item[] Microarchitectural side\sphinxhyphen{}channel attacks such as 49147 mount side\sphinxhyphen{}channel attacks using information 49157 side\sphinxhyphen{}channel timing attacks against TF\sphinxhyphen{}A. 51050 side\sphinxhyphen{}channel attack techniques.} 51162 side\sphinxhyphen{}channel type of attacks. 55176 Select MMC\_CH1 for eMMC channel 56422 Checked channel index before calling clone function [all …]
|