/trusted-firmware-a/lib/extensions/sve/ |
A D | sve.c | 28 void sve_enable(cpu_context_t *context) in sve_enable() argument 36 cptr_el3 = read_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3); in sve_enable() 40 write_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3, cptr_el3); in sve_enable() 43 write_ctx_reg(get_el3state_ctx(context), CTX_ZCR_EL3, in sve_enable() 47 void sve_disable(cpu_context_t *context) in sve_disable() argument 58 state = get_el3state_ctx(context); in sve_disable()
|
/trusted-firmware-a/docs/build/TF-A_2.5/_static/ |
A D | underscore-1.13.1.js | 747 function iteratee(value, context) { argument 762 iteratee = cb(iteratee, context); 1115 context = this; 1134 timeout = context = args = null; 1160 context = this; 1343 iteratee = cb(iteratee, context); 1446 context = deepGet(context, contextPath); 1449 method = context[path]; 1546 iteratee = cb(iteratee, context); 1649 var iteratee = keys[0], context; [all …]
|
A D | jquery-3.5.1.js | 757 newContext = context && context.ownerDocument, 760 nodeType = context ? context.nodeType : 9; 774 context = context || document; 1099 return context && typeof context.getElementsByTagName !== "undefined" && context; 2520 context.nodeType ? [ context ] : context, 2858 context = context.parentNode; 2900 context, 2903 !context || rsibling.test( selector ) && testContext( context.parentNode ) || context 3163 context = context instanceof jQuery ? context[ 0 ] : context; 3169 context && context.nodeType ? context.ownerDocument || context : document, [all …]
|
/trusted-firmware-a/include/lib/el3_runtime/ |
A D | context_mgmt.h | 28 void *context, 31 void cm_set_context(void *context, uint32_t security_state); 62 static inline void cm_set_next_context(void *context) in cm_set_next_context() argument 80 : : "r" (context)); in cm_set_next_context() 85 void cm_set_next_context(void *context);
|
/trusted-firmware-a/bl31/ |
A D | bl31_context_mgmt.c | 31 void cm_set_context(void *context, uint32_t security_state) in cm_set_context() argument 36 context); in cm_set_context() 58 void cm_set_context_by_index(unsigned int cpu_idx, void *context, in cm_set_context_by_index() argument 65 context); in cm_set_context_by_index()
|
/trusted-firmware-a/lib/extensions/sme/ |
A D | sme.c | 32 void sme_enable(cpu_context_t *context) in sme_enable() argument 44 state = get_el3state_ctx(context); in sme_enable() 76 sve_enable(context); in sme_enable() 79 void sme_disable(cpu_context_t *context) in sme_disable() argument 90 state = get_el3state_ctx(context); in sme_disable()
|
/trusted-firmware-a/build/qemu/release/bl1/ |
A D | context.d | 1 /home/test/workspace/code/optee_3.16/trusted-firmware-a/build/qemu/release/bl1/context.o: \ 2 lib/el3_runtime/aarch64/context.S include/arch/aarch64/arch.h \ 6 include/lib/el3_runtime/aarch64/context.h \ 17 include/lib/el3_runtime/aarch64/context.h:
|
A D | bl1_exceptions.d | 15 include/lib/el3_runtime/aarch64/context.h 35 include/lib/el3_runtime/aarch64/context.h:
|
A D | bl1_entrypoint.d | 16 include/lib/spinlock.h include/lib/el3_runtime/aarch64/context.h \ 38 include/lib/el3_runtime/aarch64/context.h:
|
/trusted-firmware-a/build/qemu/release/bl31/ |
A D | context.d | 1 /home/test/workspace/code/optee_3.16/trusted-firmware-a/build/qemu/release/bl31/context.o: \ 2 lib/el3_runtime/aarch64/context.S include/arch/aarch64/arch.h \ 6 include/lib/el3_runtime/aarch64/context.h \ 17 include/lib/el3_runtime/aarch64/context.h:
|
A D | wa_cve_2017_5715_bpiall.d | 5 include/lib/spinlock.h include/lib/el3_runtime/aarch64/context.h \ 13 include/lib/el3_runtime/aarch64/context.h:
|
A D | wa_cve_2017_5715_mmu.d | 5 include/lib/spinlock.h include/lib/el3_runtime/aarch64/context.h \ 13 include/lib/el3_runtime/aarch64/context.h:
|
A D | ea_delegate.d | 6 include/bl31/ea_handle.h include/lib/el3_runtime/aarch64/context.h \ 17 include/lib/el3_runtime/aarch64/context.h:
|
/trusted-firmware-a/include/lib/extensions/ |
A D | sve.h | 12 void sve_enable(cpu_context_t *context); 13 void sve_disable(cpu_context_t *context);
|
A D | sme.h | 24 void sme_enable(cpu_context_t *context); 25 void sme_disable(cpu_context_t *context);
|
A D | sys_reg_trace.h | 13 void sys_reg_trace_enable(cpu_context_t *context);
|
/trusted-firmware-a/drivers/nxp/crypto/caam/src/auth/ |
A D | hash.c | 64 int hash_update(enum hash_algo algo, void *context, void *data_ptr, in hash_update() argument 67 struct hash_ctx *ctx = context; in hash_update() 111 int hash_final(enum hash_algo algo, void *context, void *hash_ptr, in hash_final() argument 115 struct hash_ctx *ctx = context; in hash_final()
|
/trusted-firmware-a/docs/security_advisories/ |
A D | security-advisory-tfv-8.rst | 26 When taking an exception to EL3, BL31 saves the CPU context. The aim is to 29 ``x0`` to ``x3`` are not part of the CPU context saved on the stack. 33 into the CPU context, typically using one of the ``SMC_RETx()`` macros provided 38 CPU context stored on the stack. This includes registers ``x0`` to ``x3``, as 39 can be seen in the ``lib/el3_runtime/aarch64/context.S`` file at line 339 46 * CPU context. x30 register must be explicitly restored by the caller. 53 remaining ones are left unchanged in the CPU context. As a result, 67 For this reason, TF-A does not save ``x0`` to ``x3`` in the CPU context on an 90 * spsr, lr, sp registers and the `scr` register to the SMC context on entry 97 /* Save r0 - r12 in the SMC context */
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/security_advisories/ |
A D | security-advisory-tfv-8.rst.txt | 26 When taking an exception to EL3, BL31 saves the CPU context. The aim is to 29 ``x0`` to ``x3`` are not part of the CPU context saved on the stack. 33 into the CPU context, typically using one of the ``SMC_RETx()`` macros provided 38 CPU context stored on the stack. This includes registers ``x0`` to ``x3``, as 39 can be seen in the ``lib/el3_runtime/aarch64/context.S`` file at line 339 46 * CPU context. x30 register must be explicitly restored by the caller. 53 remaining ones are left unchanged in the CPU context. As a result, 67 For this reason, TF-A does not save ``x0`` to ``x3`` in the CPU context on an 90 * spsr, lr, sp registers and the `scr` register to the SMC context on entry 97 /* Save r0 - r12 in the SMC context */
|
/trusted-firmware-a/bl32/sp_min/ |
A D | sp_min_main.c | 79 void cm_set_context(void *context, uint32_t security_state) in cm_set_context() argument 82 sp_min_cpu_ctx_ptr[plat_my_core_pos()] = context; in cm_set_context() 102 void cm_set_context_by_index(unsigned int cpu_idx, void *context, in cm_set_context_by_index() argument 106 sp_min_cpu_ctx_ptr[cpu_idx] = context; in cm_set_context_by_index()
|
/trusted-firmware-a/include/drivers/nxp/crypto/caam/ |
A D | hash.h | 80 int hash_update(enum hash_algo algo, void *context, void *data_ptr, 82 int hash_final(enum hash_algo algo, void *context, void *hash_ptr,
|
/trusted-firmware-a/bl1/aarch32/ |
A D | bl1_context_mgmt.c | 56 void cm_set_next_context(void *context) in cm_set_next_context() argument 58 assert(context != NULL); in cm_set_next_context() 59 bl1_next_cpu_context_ptr = context; in cm_set_next_context()
|
/trusted-firmware-a/docs/getting_started/ |
A D | psci-lib-integration-guide.rst | 37 context. 44 to programming. See `PSCI CPU context management`_ for more 45 details on CPU context management. 56 initializes/restores the non-secure CPU context as well. 63 #. On receipt of an SMC, save the register context as per `SMCCC`_. 73 PSCI CPU context management 84 The EL3 Runtime Software is responsible for managing register context 117 to CPU context ``cpu_context_t`` data and these are described in 288 - Restores/Initializes the non-secure context and populates the 355 APIs to store and retrieve pointers to this CPU context data. SP-MIN [all …]
|
/trusted-firmware-a/docs/build/TF-A_2.5/_sources/getting_started/ |
A D | psci-lib-integration-guide.rst.txt | 37 context. 44 to programming. See `PSCI CPU context management`_ for more 45 details on CPU context management. 56 initializes/restores the non-secure CPU context as well. 63 #. On receipt of an SMC, save the register context as per `SMCCC`_. 73 PSCI CPU context management 84 The EL3 Runtime Software is responsible for managing register context 117 to CPU context ``cpu_context_t`` data and these are described in 288 - Restores/Initializes the non-secure context and populates the 355 APIs to store and retrieve pointers to this CPU context data. SP-MIN [all …]
|
/trusted-firmware-a/bl1/aarch64/ |
A D | bl1_context_mgmt.c | 28 void cm_set_context(void *context, uint32_t security_state) in cm_set_context() argument 31 bl1_cpu_context_ptr[security_state] = context; in cm_set_context()
|