Home
last modified time | relevance | path

Searched refs:cpu_mailbox_addr (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-a/plat/amlogic/axg/
A Daxg_pm.c32 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4); in axg_pm_set_reset_addr() local
34 mmio_write_64(cpu_mailbox_addr, value); in axg_pm_set_reset_addr()
40 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8; in axg_pm_reset() local
42 mmio_write_32(cpu_mailbox_addr, value); in axg_pm_reset()
/trusted-firmware-a/plat/amlogic/g12a/
A Dg12a_pm.c33 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4); in g12a_pm_set_reset_addr() local
35 mmio_write_64(cpu_mailbox_addr, value); in g12a_pm_set_reset_addr()
41 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8; in g12a_pm_reset() local
43 mmio_write_32(cpu_mailbox_addr, 0); in g12a_pm_reset()
/trusted-firmware-a/plat/amlogic/gxl/
A Dgxl_pm.c33 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4); in gxl_pm_set_reset_addr() local
35 mmio_write_64(cpu_mailbox_addr, value); in gxl_pm_set_reset_addr()
41 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4) + 8; in gxl_pm_reset() local
43 mmio_write_32(cpu_mailbox_addr, 0); in gxl_pm_reset()
/trusted-firmware-a/plat/amlogic/gxbb/
A Dgxbb_pm.c33 uintptr_t cpu_mailbox_addr = AML_PSCI_MAILBOX_BASE + (core << 4); in gxbb_program_mailbox() local
35 mmio_write_64(cpu_mailbox_addr, value); in gxbb_program_mailbox()
36 flush_dcache_range(cpu_mailbox_addr, sizeof(uint64_t)); in gxbb_program_mailbox()

Completed in 5 milliseconds