Searched refs:get_el3state_ctx (Results 1 – 14 of 14) sorted by relevance
| /trusted-firmware-a/lib/extensions/sve/ |
| A D | sve.c | 36 cptr_el3 = read_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3); in sve_enable()
40 write_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3, cptr_el3); in sve_enable()
43 write_ctx_reg(get_el3state_ctx(context), CTX_ZCR_EL3, in sve_enable()
58 state = get_el3state_ctx(context); in sve_disable()
|
| /trusted-firmware-a/lib/extensions/sys_reg_trace/aarch64/ |
| A D | sys_reg_trace.c | 33 val = read_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3); in sys_reg_trace_enable()
35 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, val); in sys_reg_trace_enable()
|
| /trusted-firmware-a/lib/el3_runtime/aarch64/ |
| A D | context_mgmt.c | 221 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, read_cptr_el3()); in cm_setup_context()
351 state = get_el3state_ctx(ctx); in cm_setup_context()
488 scr_el3 = read_ctx_reg(get_el3state_ctx(ctx), in cm_prepare_el3_exit()
792 state = get_el3state_ctx(ctx); in cm_set_elr_el3()
810 state = get_el3state_ctx(ctx); in cm_set_elr_spsr_el3()
841 state = get_el3state_ctx(ctx); in cm_write_scr_el3_bit()
861 state = get_el3state_ctx(ctx); in cm_get_scr_el3()
|
| /trusted-firmware-a/lib/extensions/sme/ |
| A D | sme.c | 44 state = get_el3state_ctx(context); in sme_enable()
90 state = get_el3state_ctx(context); in sme_disable()
|
| /trusted-firmware-a/include/arch/aarch64/ |
| A D | smccc_helpers.h | 69 read_ctx_reg((get_el3state_ctx(_h)), (_e))
71 write_ctx_reg((get_el3state_ctx(_h)), (_e), (_v))
|
| /trusted-firmware-a/plat/qti/qtiseclib/src/ |
| A D | qtiseclib_cb_interface.c | 141 read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in qtiseclib_cb_get_ns_ctx()
142 qti_ns_ctx->elr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_ELR_EL3); in qtiseclib_cb_get_ns_ctx()
|
| /trusted-firmware-a/plat/nvidia/tegra/common/ |
| A D | tegra_fiq_glue.c | 43 el3_state_t *el3state_ctx = get_el3state_ctx(ctx); in tegra_fiq_interrupt_handler()
|
| /trusted-firmware-a/plat/arm/common/aarch64/ |
| A D | execution_state_switch.c | 46 el3_state_t *el3_ctx = get_el3state_ctx(ctx); in arm_execution_state_switch()
|
| /trusted-firmware-a/services/std_svc/spmd/ |
| A D | spmd_pm.c | 105 el3_state = get_el3state_ctx(&ctx->cpu_ctx); in spmd_cpu_on_finish_handler()
|
| /trusted-firmware-a/lib/extensions/amu/aarch64/ |
| A D | amu.c | 80 uint64_t value = read_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3); in write_cptr_el3_tam()
85 write_ctx_reg(get_el3state_ctx(ctx), CTX_CPTR_EL3, value); in write_cptr_el3_tam()
|
| /trusted-firmware-a/services/std_svc/sdei/ |
| A D | sdei_private.h | 167 el3_state_t *el3_ctx = get_el3state_ctx(ns_ctx); in sdei_client_el()
|
| A D | sdei_intr_mgmt.c | 167 tgt_el3 = get_el3state_ctx(tgt_ctx); in save_event_ctx()
188 tgt_el3 = get_el3state_ctx(tgt_ctx); in restore_event_ctx()
|
| /trusted-firmware-a/include/lib/el3_runtime/aarch64/ |
| A D | context.h | 432 #define get_el3state_ctx(h) (&((cpu_context_t *) h)->el3state_ctx) macro
|
| /trusted-firmware-a/services/spd/trusty/ |
| A D | trusty.c | 313 uint64_t reg_width = GET_RW(read_ctx_reg(get_el3state_ctx(&ctx->cpu_ctx), in trusty_init()
|
Completed in 15 milliseconds