| /trusted-firmware-a/lib/compiler-rt/builtins/ |
| A D | udivmoddi4.c | 78 r.s.high = n.s.high % d.s.high; in __udivmoddi4()
82 return n.s.high / d.s.high; in __udivmoddi4()
93 r.s.high = n.s.high & (d.s.high - 1); in __udivmoddi4()
96 return n.s.high >> __builtin_ctz(d.s.high); in __udivmoddi4()
102 sr = __builtin_clz(d.s.high) - __builtin_clz(n.s.high); in __udivmoddi4()
116 r.s.high = n.s.high >> sr; in __udivmoddi4()
134 q.s.high = n.s.high >> sr; in __udivmoddi4()
158 r.s.high = n.s.high >> sr; in __udivmoddi4()
164 q.s.high = (n.s.high << (n_udword_bits - sr)) | in __udivmoddi4()
176 sr = __builtin_clz(d.s.high) - __builtin_clz(n.s.high); in __udivmoddi4()
[all …]
|
| A D | int_types.h | 40 si_int high; member
42 si_int high;
55 su_int high; member
57 su_int high;
80 di_int high; member
82 di_int high;
95 du_int high; member
105 r.s.high = h; in make_ti()
112 r.s.high = h; in make_tu()
135 udwords high; member
[all …]
|
| A D | lshrdi3.c | 30 result.s.high = 0; in __lshrdi3()
31 result.s.low = input.s.high >> (b - bits_in_word); in __lshrdi3()
37 result.s.high = input.s.high >> b; in __lshrdi3()
38 result.s.low = (input.s.high << (bits_in_word - b)) | (input.s.low >> b); in __lshrdi3()
|
| A D | ctzdi2.c | 27 return __builtin_ctz((x.s.high & f) | (x.s.low & ~f)) + in __ctzdi2()
|
| /trusted-firmware-a/lib/pmf/ |
| A D | pmf_main.c | 122 int high = pmf_num_services; in get_service() local
133 mid = (low + high) / 2; in get_service()
138 high = mid - 1; in get_service()
141 } while ((svc_id != desc_svc_id) && (low <= high)); in get_service()
|
| /trusted-firmware-a/drivers/scmi-msg/ |
| A D | clock.h | 136 uint32_t high; member
|
| /trusted-firmware-a/include/drivers/nxp/crypto/caam/ |
| A D | sec_hw_specific.h | 194 uint32_t high; member
198 uint32_t high;
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/components/ |
| A D | mpmm.rst.txt | 6 Cortex-A510 cores. This mechanism detects and limits high-activity events to
|
| /trusted-firmware-a/docs/components/ |
| A D | mpmm.rst | 6 Cortex-A510 cores. This mechanism detects and limits high-activity events to
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/plat/ |
| A D | imx8m.rst.txt | 5 cores provide high-performance computing, power efficiency, enhanced system
|
| A D | ls1043a.rst.txt | 20 * 16 Mbyte high-speed SPI flash
|
| A D | rz-g2.rst.txt | 4 The "RZ/G" Family of high-end 64-bit Arm®-based microprocessors (MPUs)
7 easily implement high-resolution human machine interfaces (HMI), embedded
|
| A D | nvidia-tegra.rst.txt | 11 a dedicated 2 MiB Level-2 unified cache. A high speed coherency fabric connects
29 high speed coherency fabric connects these two processor complexes and allows
|
| A D | poplar.rst.txt | 8 Arm Cortex A53 processor and high performance Mali T720 GPU, making it capable
|
| /trusted-firmware-a/docs/plat/ |
| A D | imx8m.rst | 5 cores provide high-performance computing, power efficiency, enhanced system
|
| A D | ls1043a.rst | 20 * 16 Mbyte high-speed SPI flash
|
| A D | nvidia-tegra.rst | 11 a dedicated 2 MiB Level-2 unified cache. A high speed coherency fabric connects
29 high speed coherency fabric connects these two processor complexes and allows
|
| A D | rz-g2.rst | 4 The "RZ/G" Family of high-end 64-bit Arm®-based microprocessors (MPUs)
7 easily implement high-resolution human machine interfaces (HMI), embedded
|
| /trusted-firmware-a/drivers/nxp/crypto/caam/src/ |
| A D | jobdesc.c | 63 ptr_addr->m_halves.high = PHYS_ADDR_HI(ptr); in desc_add_ptr()
|
| /trusted-firmware-a/fdts/ |
| A D | a5ds.dts | 154 smsc,irq-active-high;
|
| /trusted-firmware-a/plat/allwinner/common/ |
| A D | arisc_off.S | 69 l.ff1 r6, r3 # get core number from high mask
|
| /trusted-firmware-a/docs/design/ |
| A D | reset-design.rst | 4 This document describes the high-level design of the framework to handle CPU
16 The TF-A reset code is implemented in BL1 by default. The following high-level
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/design/ |
| A D | reset-design.rst.txt | 4 This document describes the high-level design of the framework to handle CPU
16 The TF-A reset code is implemented in BL1 by default. The following high-level
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/ |
| A D | index.rst.txt | 56 The **About** chapter gives a high-level overview of |TF-A| features as well as
|
| /trusted-firmware-a/docs/ |
| A D | index.rst | 56 The **About** chapter gives a high-level overview of |TF-A| features as well as
|