| /trusted-firmware-a/plat/rockchip/rk3288/drivers/soc/ |
| A D | soc.h | 85 #define REG_W_MSK(bits_shift, msk) \ argument
86 ((msk) << ((bits_shift) + 16))
87 #define REG_VAL_CLRBITS(val, bits_shift, msk) \ argument
88 ((val) & (~((msk) << bits_shift)))
89 #define REG_SET_BITS(bits, bits_shift, msk) \ argument
90 (((bits) & (msk)) << (bits_shift))
91 #define REG_WMSK_BITS(bits, bits_shift, msk) \ argument
92 (REG_W_MSK(bits_shift, msk) | \
93 REG_SET_BITS(bits, bits_shift, msk))
|
| /trusted-firmware-a/plat/rockchip/rk3368/drivers/soc/ |
| A D | soc.h | 121 #define REG_W_MSK(bits_shift, msk) \ argument
122 ((msk) << ((bits_shift) + 16))
123 #define REG_VAL_CLRBITS(val, bits_shift, msk) \ argument
124 (val & (~(msk << bits_shift)))
125 #define REG_SET_BITS(bits, bits_shift, msk) \ argument
126 (((bits) & (msk)) << (bits_shift))
127 #define REG_WMSK_BITS(bits, bits_shift, msk) \ argument
128 (REG_W_MSK(bits_shift, msk) | \
129 REG_SET_BITS(bits, bits_shift, msk))
|
| /trusted-firmware-a/drivers/amlogic/crypto/ |
| A D | sha_dma.c | 23 #define ASD_DESC_GET(x, msk, off) (((x) >> (off)) & (msk)) argument
24 #define ASD_DESC_SET(x, v, msk, off) \ argument
25 ((x) = ((x) & ~((msk) << (off))) | (((v) & (msk)) << (off)))
|
| /trusted-firmware-a/plat/rockchip/px30/drivers/soc/ |
| A D | soc.h | 13 #define BITS_WMSK(msk, shift) ((msk) << (shift + REG_MSK_SHIFT)) argument
|
| /trusted-firmware-a/plat/rockchip/rk3328/drivers/soc/ |
| A D | soc.h | 21 #define BITS_WMSK(msk, shift) ((msk) << (shift + REG_MSK_SHIFT)) argument
|
| /trusted-firmware-a/plat/rockchip/common/include/ |
| A D | plat_private.h | 56 #define BITS_WITH_WMASK(bits, msk, shift)\ argument
57 (BITS_SHIFT(bits, shift) | BITS_SHIFT(msk, (shift + REG_MSK_SHIFT)))
|
| /trusted-firmware-a/drivers/renesas/common/ddr/ddr_b/ |
| A D | boot_init_dram.c | 684 uint32_t msk; in ddr_setval_s() local
693 msk = 0xffffffff; in ddr_setval_s()
698 tmp = (tmp & (~msk)) | ((val << lsb) & msk); in ddr_setval_s()
707 uint32_t msk; in ddr_getval_s() local
716 msk = 0xffffffff; in ddr_getval_s()
718 msk = ((1U << len) - 1); in ddr_getval_s()
793 uint32_t msk; in ddrtbl_setval() local
803 msk = 0xffffffff; in ddrtbl_setval()
814 tmp = (tmp & (~msk)) | ((val << lsb) & msk); in ddrtbl_setval()
823 uint32_t msk; in ddrtbl_getval() local
[all …]
|
| /trusted-firmware-a/drivers/st/usb/ |
| A D | stm32mp1_usb.c | 329 uint32_t msk; in usb_dwc2_in_ep_int() local
332 msk = mmio_read_32(usb_base_addr + OTG_DIEPMSK); in usb_dwc2_in_ep_int()
334 msk |= ((emp >> epnum) << OTG_DIEPINT_TXFE_SHIFT) & OTG_DIEPINT_TXFE; in usb_dwc2_in_ep_int()
337 (epnum * OTG_DIEP_SIZE) + OTG_DIEPINT) & msk; in usb_dwc2_in_ep_int()
|
| /trusted-firmware-a/plat/rockchip/px30/drivers/pmu/ |
| A D | pmu.c | 527 #define CLK_MSK_GATING(msk, con) \ argument
528 mmio_write_32(CRU_BASE + (con), ((msk) << 16) | 0xffff)
529 #define CLK_MSK_UNGATING(msk, con) \ argument
530 mmio_write_32(CRU_BASE + (con), ((~(msk)) << 16) | 0xffff)
|
| /trusted-firmware-a/drivers/st/clk/ |
| A D | stm32mp1_clk.c | 251 uint8_t msk; member
316 .msk = (_rcc_selr ## _ ## _label ## SRC_MASK) >> \
751 (sel->msk << sel->src)) >> sel->src; in stm32mp1_clk_get_parent()
2111 sel->msk; in get_parent_id_parent()
|