Home
last modified time | relevance | path

Searched refs:start (Results 1 – 25 of 102) sorted by relevance

12345

/trusted-firmware-a/plat/mediatek/mt8183/drivers/emi_mpu/
A Demi_mpu.c31 if (end <= start) { in emi_mpu_set_region_protection()
38 start = EMI_PHY_OFFSET & 0xffff; in emi_mpu_set_region_protection()
42 start = start - EMI_PHY_OFFSET; in emi_mpu_set_region_protection()
47 start = start >> 16; in emi_mpu_set_region_protection()
53 mmio_write_32(EMI_MPU_SA0, start); in emi_mpu_set_region_protection()
60 mmio_write_32(EMI_MPU_SA1, start); in emi_mpu_set_region_protection()
67 mmio_write_32(EMI_MPU_SA2, start); in emi_mpu_set_region_protection()
74 mmio_write_32(EMI_MPU_SA3, start); in emi_mpu_set_region_protection()
81 mmio_write_32(EMI_MPU_SA4, start); in emi_mpu_set_region_protection()
88 mmio_write_32(EMI_MPU_SA5, start); in emi_mpu_set_region_protection()
[all …]
/trusted-firmware-a/plat/mediatek/mt8195/drivers/emi_mpu/
A Demi_mpu.c21 static int _emi_mpu_set_protection(unsigned int start, unsigned int end, in _emi_mpu_set_protection() argument
27 region = (start >> 24) & 0xFF; in _emi_mpu_set_protection()
28 start &= EMI_MPU_START_MASK; in _emi_mpu_set_protection()
52 if ((start >= DRAM_OFFSET) && (end >= start)) { in _emi_mpu_set_protection()
53 start -= DRAM_OFFSET; in _emi_mpu_set_protection()
60 mmio_write_32(EMI_MPU_SA(region), start); in _emi_mpu_set_protection()
65 mmio_write_32(SUB_EMI_MPU_SA(region), start); in _emi_mpu_set_protection()
74 unsigned int start, end; in emi_mpu_set_protection() local
82 start = (unsigned int)(region_info->start >> EMI_MPU_ALIGN_BITS) | in emi_mpu_set_protection()
88 _emi_mpu_set_protection(start, end, region_info->apc[i]); in emi_mpu_set_protection()
/trusted-firmware-a/plat/mediatek/mt8192/drivers/emi_mpu/
A Demi_mpu.c19 unsigned long start, unsigned long end, in _emi_mpu_set_protection() argument
25 region = (start >> 24) & 0xFF; in _emi_mpu_set_protection()
26 start &= 0x00FFFFFF; in _emi_mpu_set_protection()
37 if ((start >= DRAM_OFFSET) && (end >= start)) { in _emi_mpu_set_protection()
38 start -= DRAM_OFFSET; in _emi_mpu_set_protection()
42 start, end); in _emi_mpu_set_protection()
46 mmio_write_32(EMI_MPU_SA(region), start); in _emi_mpu_set_protection()
74 unsigned long start, end; in emi_mpu_set_protection() local
80 start = (unsigned long)(region_info->start >> EMI_MPU_ALIGN_BITS) | in emi_mpu_set_protection()
99 region_info.start = 0xC0000000ULL; in emi_mpu_init()
[all …]
/trusted-firmware-a/lib/extensions/ras/
A Dras_common.c106 struct ras_interrupt *start = ras_interrupt_mappings.intrs; in assert_interrupts_sorted() local
111 last = start[0].intr_number; in assert_interrupts_sorted()
113 assert(start[i].intr_number > last); in assert_interrupts_sorted()
114 last = start[i].intr_number; in assert_interrupts_sorted()
129 int start, end, mid, ret __unused; in ras_interrupt_handler() local
141 start = 0; in ras_interrupt_handler()
143 while (start <= end) { in ras_interrupt_handler()
144 mid = ((end + start) / 2); in ras_interrupt_handler()
153 start = mid + 1; in ras_interrupt_handler()
/trusted-firmware-a/docs/build/TF-A_2.5/_static/
A Dlanguage_data.js215 var i, j, start, end;
269 start = ranges[i][0];
271 for (j = start; j <= end; j++) {
280 var start = -1;
283 if (start !== -1) {
284 result.push(query.slice(start, i));
285 start = -1;
287 } else if (start === -1) {
288 start = i;
291 if (start !== -1) {
[all …]
A Dsearchtools.js508 var start = 0;
512 start = i;
514 start = Math.max(start - 120, 0);
515 var excerpt = ((start > 0) ? '...' : '') +
516 $.trim(text.substr(start, 240)) +
517 ((start + 240 - text.length) ? '...' : '');
/trusted-firmware-a/lib/coreboot/
A Dcoreboot_table.c92 coreboot_memory_t coreboot_get_memory_type(uintptr_t start, size_t size) in coreboot_get_memory_type() argument
101 if ((start >= range->start) && in coreboot_get_memory_type()
102 (start - range->start < range->size) && in coreboot_get_memory_type()
103 (size <= range->size - (start - range->start))) { in coreboot_get_memory_type()
/trusted-firmware-a/plat/imx/imx8qx/
A Dimx8qx_bl31_setup.c190 sc_faddr_t start, end; in imx8_partition_resources() local
239 err = sc_rm_get_memreg_info(ipc_handle, mr, &start, &end); in imx8_partition_resources()
243 NOTICE("Memreg %u 0x%" PRIx64 " -- 0x%" PRIx64 "\n", mr, start, end); in imx8_partition_resources()
244 if (BL31_BASE >= start && (BL31_LIMIT - 1) <= end) { in imx8_partition_resources()
250 err %d\n", start, end, err); in imx8_partition_resources()
256 err = sc_rm_get_memreg_info(ipc_handle, mr_record, &start, &end); in imx8_partition_resources()
270 if (start < (BL31_BASE - 1)) { in imx8_partition_resources()
271 err = sc_rm_memreg_alloc(ipc_handle, &mr, start, BL31_BASE - 1); in imx8_partition_resources()
274 start, (sc_faddr_t)BL31_BASE - 1); in imx8_partition_resources()
278 start, (sc_faddr_t)BL31_BASE - 1); in imx8_partition_resources()
/trusted-firmware-a/drivers/delay_timer/
A Ddelay_timer.c30 uint32_t start, delta; in udelay() local
35 start = timer_ops->get_timer_value(); in udelay()
55 delta = start - timer_ops->get_timer_value(); in udelay()
/trusted-firmware-a/lib/utils/
A Dmem_region.c118 uintptr_t region_start, region_end, start, end; in mem_region_in_array_chk() local
130 start = tbl->base; in mem_region_in_array_chk()
131 end = start + (tbl->nbytes - 1); in mem_region_in_array_chk()
132 if ((region_start >= start) && (region_end <= end)) { in mem_region_in_array_chk()
/trusted-firmware-a/plat/imx/imx8qm/
A Dimx8qm_bl31_setup.c179 sc_faddr_t start, end; in mx8_partition_resources() local
263 err = sc_rm_get_memreg_info(ipc_handle, mr, &start, &end); in mx8_partition_resources()
266 NOTICE("Memreg %u 0x%" PRIx64 " -- 0x%" PRIx64 "\n", mr, start, end); in mx8_partition_resources()
267 if (BL31_BASE >= start && (BL31_LIMIT - 1) <= end) { in mx8_partition_resources()
273 err %d\n", start, end, err); in mx8_partition_resources()
279 err = sc_rm_get_memreg_info(ipc_handle, mr_record, &start, &end); in mx8_partition_resources()
293 if (start < (BL31_BASE - 1)) { in mx8_partition_resources()
294 err = sc_rm_memreg_alloc(ipc_handle, &mr, start, BL31_BASE - 1); in mx8_partition_resources()
297 start, (sc_faddr_t)BL31_BASE - 1); in mx8_partition_resources()
301 start, (sc_faddr_t)BL31_BASE - 1); in mx8_partition_resources()
/trusted-firmware-a/plat/layerscape/common/
A Dls_timer.c13 uint64_t ls_get_timer(uint64_t start) in ls_get_timer() argument
15 return read_cntpct_el0() * 1000 / read_cntfrq_el0() - start; in ls_get_timer()
/trusted-firmware-a/lib/libfdt/
A Dfdt_wip.c51 static void fdt_nop_region_(void *start, int len) in fdt_nop_region_() argument
55 for (p = start; (char *)p < ((char *)start + len); p++) in fdt_nop_region_()
/trusted-firmware-a/include/lib/
A Dcoreboot.h25 uint64_t start; member
42 coreboot_memory_t coreboot_get_memory_type(uintptr_t start, size_t size);
/trusted-firmware-a/drivers/marvell/
A Diob.c112 uint64_t start, end; in dump_iob() local
126 start = ((uint64_t)alr << ADDRESS_SHIFT); in dump_iob()
134 end = start + (16 << 20); in dump_iob()
138 start, end); in dump_iob()
A Dio_win.c162 uint64_t start, end; in dump_io_win() local
174 start = ((uint64_t)alr << ADDRESS_SHIFT); in dump_io_win()
177 trgt_id, start, end); in dump_io_win()
/trusted-firmware-a/plat/renesas/rzg/
A Dbl2_plat_setup.c496 static int bl2_add_memory_node(uint64_t start, uint64_t size) in bl2_add_memory_node() argument
505 unsigned_num_print(start, 16, nodename + strlen(nodename)); in bl2_add_memory_node()
516 ret = fdt_setprop_u64(fdt, node, "reg", start); in bl2_add_memory_node()
526 uint64_t start, size; in bl2_advertise_dram_entries() local
530 start = dram_config[2 * chan]; in bl2_advertise_dram_entries()
537 chan, start, start + size - 1U, in bl2_advertise_dram_entries()
549 start = dram_config[2 * chan]; in bl2_advertise_dram_entries()
565 start = dram_config[chan] + MAX_DRAM_SIZE_CH0_32BIT_ADDR_SPACE; in bl2_advertise_dram_entries()
567 ret = bl2_add_memory_node(start, size); in bl2_advertise_dram_entries()
572 start = 0x48000000U; in bl2_advertise_dram_entries()
[all …]
/trusted-firmware-a/drivers/nxp/crypto/caam/src/
A Dcaam.c73 bool start = false; in start_jr() local
78 start = true; in start_jr()
82 start = true; in start_jr()
86 if (start == true) { in start_jr()
/trusted-firmware-a/lib/fconf/
A Dfconf.c63 IMPORT_SYM(struct fconf_populator *, __FCONF_POPULATOR_START__, start); in fconf_populate()
67 for (populator = start; populator != end; populator++) { in fconf_populate()
/trusted-firmware-a/plat/renesas/rcar/
A Dbl2_plat_setup.c594 static void bl2_add_dram_entry(uint64_t start, uint64_t size) in bl2_add_dram_entry() argument
603 unsigned_num_print(start, 16, nodename + strlen(nodename)); in bl2_add_dram_entry()
614 ret = fdt_setprop_u64(fdt, node, "reg", start); in bl2_add_dram_entry()
628 start, start + size - 1, ret); in bl2_add_dram_entry()
634 uint64_t start, size, size32; in bl2_advertise_dram_entries() local
638 start = dram_config[2 * chan]; in bl2_advertise_dram_entries()
644 chan, start, start + size - 1, in bl2_advertise_dram_entries()
656 start = dram_config[2 * chan]; in bl2_advertise_dram_entries()
694 start += 0x80000000U; in bl2_advertise_dram_entries()
698 bl2_add_dram_entry(start, size); in bl2_advertise_dram_entries()
/trusted-firmware-a/drivers/nxp/timer/
A Dnxp_timer.c19 uint64_t get_timer_val(uint64_t start) in get_timer_val() argument
25 return (cntpct * 1000ULL / read_cntfrq_el0() - start); in get_timer_val()
/trusted-firmware-a/lib/zlib/
A Dinffast.h11 void ZLIB_INTERNAL inflate_fast OF((z_streamp strm, unsigned start));
/trusted-firmware-a/plat/brcm/board/stingray/include/
A Dddr_init.h22 void ddr_secure_region_config(uint64_t start, uint64_t end) in ddr_secure_region_config() argument
/trusted-firmware-a/include/drivers/nxp/timer/
A Dnxp_timer.h18 uint64_t get_timer_val(uint64_t start);
/trusted-firmware-a/drivers/partition/
A Dpartition.c35 VERBOSE("%d: %s %" PRIx64 "-%" PRIx64 "\n", i + 1, name, list.list[i].start, in dump_entries()
36 list.list[i].start + list.list[i].length - 4); in dump_entries()
152 list.list[i].start = mbr_entry.first_lba * 512; in load_mbr_entries()

Completed in 26 milliseconds

12345